RD53B Verification Update

Cesar Gonzalez Renteria 11/01/19

Building a Chip

- Chip is designed by an IC Engineer and verified through a verification engineer.
- Need a way to model the physical blocks and logic of the chip using code.
- Verification done through modeling the chip using System Verilog and the Universal Verification Methodology (UVM).
- System Verilog is a hardware verification and description language similar to C++ but different in many ways.
- Through System Verilog & UVM you can:
 - Write up the logic and parts that make up the chip (DUT).
 - Write up the testbench to simulate the DUT and analyze the results.

Command decoder verification


 $\ensuremath{\square}$ make list of tests in verification as part of regression - done for existent tests





✓ change position of ChipID in commands (after done at RTL @beccher , Manual: table 4)	
extend multiple-write version of write register, to configure subsequently pixel pairs with 10 bits TDAC each (after done at RTL #102 (closed)) AND add test for this mode and for enable-bit-only write (3bits)	
automation of command decoding verification	
 ✓ update command decoder reference model to include all commands in the command checker ○ timing of commands (Manual: executed 25ns after last frame, apart from Trigger, Cal and GP which dep. on delay and duration) ☐ constraint random test (with functional coverage?) 	
test for right/wrong chip ID - if wrong, expected to be processed (no error) but not executed	
✓ test for broadcast (all chip IDs)	
✓ test for recoverable bit flips - NO MORE recoverable	
test including readout of trigger tag with a bit flip with ReadTrigger	
test/assertions for remaining diagnostic counters (LockLoss count, BCIDcnt or any other if added)	
test for interleaving idles between a command and its data (X X C X D X D)	
test for interleaving a trigger between a command and its data (XXCTDDX)	
test for interleaving multiple triggers between a command and its data (XXCTTDDX)	
test for executing multiple commands consecutively (X X C D D C D D X)	
o in the past noticed interference between write/read regs , possibly only related to auto-row . Re-check. ✓ tests for invalid conditions (Table 6 from Manual) should be re-checked	

My Responsibilities

Command Decoder				
Correct command decading	typical operation in standard tests. Old cmd_rand_stream for more randomized. TODO: re-use/write a randomized command generation and use/evolve cmd checker to verify correct command decoding. TODO: add new commands.		Sara/Corne	directed/ra
Correct command decoding	command decoding. TODO: add new commands. WIP: Being added for all hit and trigs tests. Option to be	HIGH	Sara/Cesar	ndom
second level trigger commands	configured (either from RefModel or parameter int est)	HIGH	Sara	
Right/wrong chip ID	test custom cmd with cmd_correct/wrong_chipID_seq.sv: very old (possibly with wrong address fields). TODO: revise/rewrite.	HIGH		directed
Broadcast (all chip IDs)	test custom cmd with cmd_broadcast_chipID_seq : very old (possibly with wrong address fields). TODO:revise/rewrite.	HIGH		directed
Recoverable bitflips	top_test_cmd_bitflip_recoverable. TODO: complete for all commands (ECR, BCR)	LOW	Cesar	directed (only
Bitflip warning counting	TODO: No test/sequence.	LOW	Cesar	directed (only
Response to any invalid/unexpected symbols.	TODO: No test/sequence.	LOW	Cesar	directed (only
Bitflip error counting	TODO: No test/sequence.	LOW	Cesar	directed (only
Command errors	TODO: No test/sequence.	LOW	Cesar	directed (only
Command error counting	TODO: No test/sequence.	LOW	Cesar	directed (only
Trigger position (4 BXs)	Custom cmd test with cmd_seq_triggers. But should be already checked by random triggers.	HIGH	Cesar	directed (only
Remaining diagnostic counters (LockLoss count, BCIDcnt or any other if added)	TODO: No test/sequence.	LOW		
Global pulse route	TODO: No dedicated test/sequence.	LOW		
No interference among subsequent commands unless they are time-consuming [i.e. global pulse and cal commands, special read reg (ring oscilaltors].	TODO (noticed subsequent write/read in sequence seem to interfere. maybe only related to the auto-increment).	MED		
Global configuration	General TODO: Register Model	HIGH	Joel	
Write valid data	top_test_global_conf_allones.sv,top_test_global_conf_allzeros, TODO: random data with Register Model.		Peilian	directed
Write non valid data	TODO: No test/sequence.	HIGH	Peilian	
Write non valid address	TODO: No test/sequence.	HIGH	Peilian 4	
Register connections	No dedicated test.			








cmd_monitor cmd_decoded_monitor CMD CHECKER Clear Does Clear = Clear ??? Clear Write Reg Write Reg Global Pulse Yes No **Global Pulse** Write Reg Write Reg **MISMATCH** Read Reg **MATCH** Read Reg **Compare Next** Raise an **ERROR** Command CMD DECODED FIFO **CMD FIFO**

Command Checker Verification




Command Checker Verification


- 100 Randomly generated commands sent.
- The data sent with each command is also randomly generated (within allowable values)
- Command Checker finds a match between Decoded and Encoded monitors for every command sent.

```
UVM INFO
/home/cesar_gr/RD53B/work/sim/../../cds/../sim/verification_environment/cmd/sv/cmd_checker.sv(102)
@ 38746145000: uvm test top.m env.m cmd analysis env.m cmd checker [CMD CHECKER MATCH] WRITE
                                  no auto-increment, address EnCoreColumnCalibration 1,
                Chip #31,
matches decoded cmd WRITE REGISTER
                                         Chip #31,
                                                           no auto-increment, address
EnCoreColumnCalibration 1,
UVM INFO
/home/cesar_gr/RD53B/work/sim/../../cds/../sim/verification_environment/cmd/sv/cmd_checker.sv(102)
@ 38896289000: uvm test top.m env.m cmd analysis env.m cmd checker [CMD CHECKER MATCH]
TRIGGER Positions of trigger during frame: 0001; trigger tag: 25 encoded cmd matches decoded cmd
TRIGGER Positions of trigger during frame: 0001; trigger tag: 25
/home/cesar gr/RD53B/work/sim/../../cds/../sim/verification environment/cmd/sv/cmd checker.sv(102)
@ 39246625000: uvm test top.m env.m cmd analysis env.m cmd checker CMD CHECKER MATCH] WRITE
                                  no auto-increment, address DAC_PREAMP_T_DIFF, data 15 encoded cmd matches
decoded cmd WRITE REGISTER
                                                  no auto-increment, address DAC PREAMP T DIFF, data 15
UVM INFO
/home/cesar_gr/RD53B/work/sim/../cds/../sim/verification_environment/cmd/sv/cmd_checker.sv(102)
@ 39446817000: uvm_test_top.m_env.m_cmd_analysis_env.m_cmd_checker [CMD_CHECKER_MATCH] READ
                                  address RingOscRoute encoded cmd matches decoded cmd READ REGISTER
                Chip #31.
                                                                                                            Chip #31,
address RingOscRoute
UVM INFO
/home/cesar_gr/RD53B/work/sim/../../cds/../sim/verification_environment/cmd/sv/cmd_monitor.sv(282)
@ 39596961000: uvm_test_top.m_env.m_cmd_env.m_cmd_master_agent.m_cmd_monitor [COMMAND_MONITORING]
TRIGGER Positions of trigger during frame: 0001; trigger tag: 49
/home/cesar gr/RD53B/work/sim/../../cds/../sim/verification environment/cmd/sv/cmd checker.sv(102)
              yum test ton m enu m cmd analysis eny m cmd checker [CMD CHECKER MATCH] READ
                                                        R LIN encoded cmd matches decoded cmd READ REGISTER
  --- UVM Report catcher Summary ---
 Number of demoted UVM FATAL reports
                                                      cation_environment/cmd/sv/cmd checker.sv(102)
 Number of demoted UVM ERROR reports
                                                      n cmd checker [CMD CHECKER MATCH]
                                                      ger tag: 49 encoded cmd matches decoded cmd
 Number of demoted UVM WARNING reports:
                                                       ger tag: 49
 Number of caught UVM FATAL reports
 Number of caught UVM ERROR reports
 Number of caught UVM WARNING reports
                                                        cation_environ<mark>ment/cmd/sv/cmd_chec</mark>ker.sv(102)
                                                         cmd checker [CMD CHECKER MATCH] CAL
                                                       idth: 85, calAux mode: 1, calAux delay: 23
  --- UVM Report Summary ---
                                                           calEdge mode: 1, calEdge delay: 3, calEdge width:
 ** Report counts by severity
 UVM INFO : 158
                                                       cation_environment/cmd/sv/cmd_monitor.sv(282)
                                                       ter agent.m cmd monitor [COMMAND MONITORING]
                                                       ger tag: 23
                                                        cation environment/cmd/sv/cmd checker.sv(102)
  COMMAND MONITORING
                                                         cmd checker [CMD CHECKER MATCH] WRITE
  NOCONFIG]
                                                       ddress VCAL HIGH, data c8 encoded cmd matches decoded
  [NOCONFIG AURORAENV]
                                                       ement, address VCAL HIGH,
  [REGISTER MIRROR]
  [RNTST]
                                                        cation_environment/cmd/sv/cmd_checker.sv(102)
  [TEST DONE]
                                                         cmd checker [CMD CHECKER MATCH]
   cmd checkerl
```

ChipID Test



ChipID Issue




Current Status

- Here you can see the tests I mentioned previously.
- Not seen here are tests for correct ChipID behavior or correct broadcast ChipID behavior

Name	Overall	Overall Covered	Test Status
⊿ 😰 Test-Case Model	Average Grade 97.92%	46 / 47 (97.87%)	07 979
▲ ⊘ default	97.92%	46 / 47 (97.87%)	97.87%
✓ E VerificationPlanTests	97.92%	46 / 47 (97.87%)	97.87%
▲ © SmokeTests	100%	3 / 3 (100%)	100%
top_test_random_hits_and_trigs_4lanes_nodeadtime	100%	1/1(100%)	100%
= top_test_read_default_gc	100%	1/1(100%)	100%
top_test_pix_conf_readback_autorow_1corecol	100%	1/1(100%)	100%
■ PixelArrayDatapath	100%	12 / 12 (100%)	100%
top test random hits 230mhz and trigs 4mhz 1lane	100%	1/1(100%)	100%
top_test_random_hits_230mhz_and_trigs_4mhz_2lanes	100%	1/1(100%)	100%
= top test random hits 1d5ghz and trigs 1mhz 2lanes	100%	1/1(100%)	100%
= top_test_random_hits_2d7ghz_and_trigs_1mhz_3lanes	100%	1/1(100%)	100%
= top_test_random_hits_3d5ghz_and_trigs_1mhz_4lanes	100%	1/1(100%)	100%
top_test_random_hits_3d5ghz_and_twolevel_trigs_4mhz_800khz_4lanes	2 100%	1/1(100%)	100%
top_test_random_hits_3d5ghz_and_trigs_1mhz_tot80mhz_6to4map_4lanes	100%	1/1(100%)	100%
top_test_random_short_hits_2d5ghz_and_trigs_1mhz_4lanes	100%	1/1(100%)	100%
▲ (E) ExtremeTests	2 100%	3 / 3 (100%)	100%
top_test_extreme_hits_monsters_phi_4lanes	100%	1/1(100%)	100%
top_test_extreme_hits_monsters_z_4lanes	2 100%	1/1(100%)	100%
top_test_black_event_hit_and_trig	100%	1/1(100%)	100%
The bottom described and the State of the St	3000	2 (2 (2000)	
▲ ☐ ChannelSyncDecodeCmds	87.5%	7 / 8 (87.5%)	87.5%
top_test_channelSynch	!	0 / 1 (0%)	0%
top_test_cmd_reco_bit_flip	100%	1/1(100%)	100%
top_test_cmd_bit_flip_warn_count	2 100%	1/1(100%)	100%
top_test_cmd_corrupt_symbol	2 100%	1 / 1 (100%)	100%
top_test_cmd_bit_flip_error_count	100%	1 / 1 (100%)	100%
top_test_cmd_error_count	100%	1 / 1 (100%)	100%
top_test_cmd_error	100%	1/1(100%)	100%
= top_test_debug_commands	100%	1 / 1 (100%)	100%
ConfigurationServiceData Top_test_read_default_gc	✓ 100% ✓ 100%	4 / 4 (100%) 1 / 1 (100%)	100%
top_test_pix_conf_readback_autorow_1corecol	2 100%	1/1(100%)	100%
top_test_global_conf_allones	100%	1/1(100%)	100%
= top_test_global_conf_allzeros	100%	1/1(100%)	100%
▲ (CalibrationInjection	100%	12 / 12 (100%)	100%
= top test injection trig	100%	1 / 1 (100%)	100%
top_test_injection_hitor	100%	10 / 10 (100%)	100%
top test analog injection trig	100%	1/1(100%)	100%
▲ I MonteCarlo	2 100%	8 / 8 (100%)	100%
▶ ☐ PixelArray_MC_AtlasBarrel0CenterFlat	2 100%	1/1(100%)	100%
▶ ☐ PixelArray_MC_AtlasBarrel0EndFlat	100%	1/1(100%)	100%
▶ ☐ PixelArray_MC_AtlasBarrel0InitInclied	100%	1/1(100%)	100%
▶ ☐ PixelArray_MC_AtlasBarrel2CenterFlat	2 100%	1/1(100%)	100%
▶ ☐ PixelArray_MC_AtlasBarrel2EndFlat	100%	1/1(100%)	100%
▶ ☐ PixelArray_MC_AtlasBarrel2InitInclined	2 100%	1/1(100%)3	100%
▶ ☐ PixelArray_MC_AtlasDisks0	100%	1/1(100%)	100%
▶ ☐ PixelArray_MC_AtlasDisks2	2 100%	1/1(100%)	100%

Issues with verification sub-tasks



. . .

Conclusion

- Apart from small hiccups here and there command decoder reference model is complete.
- Invalid command decoder input tests have been written, still need to report small issues.
- ChipID tests have been written, issues have been found and reported.
- Trigger tests have been written and proper trigger tag verified.
- Need to write tests for read trigger, WrReg/RdReg interference, and Interleaving Commands w/ trigger, syncs, etc.
- Any other test that comes up between now and submission (and beyond?)