

# WG Wrap Up

## RCE

Incomplete Participant List

Abhishek Sharma, Douglas Smith, Emily Filmer,  
Ke Li, Matthias Wittgen, Su Dong, Zijun Xu



U.S. DEPARTMENT OF  
**ENERGY**



Stanford  
University

**SLAC** NATIONAL  
ACCELERATOR  
LABORATORY

# RCE (Reconfigurable Cluster Element)

ATCA platform for detector running



HSIO platform for laboratory and testbeam



## HSIO2/RCE

RD53A


FEB



QSFP+ optical fiber cable

Ethernet


# RCE for ITK



# RD53 Emulator

Same FEB board is used as Emulator

- Emulator + YARR works fine
- Emulator + RCE still has issue, will continue to work on it




# System Test Readout Evolution

- Performant readout needed for Demonstrators/Prototype systems with ~100+ data links **this year**
- System tests much more valuable if data links can be driven at full speed of 1.28 Gb/s
- Will not have RD53B for some time. Have to do the best we can to drive RD53A with sub-optimal transmission control
- Compact/flexible solution needed with commercial or existing substitutes for electrical service and test readout, that can evolve, until production components are mature

# Inner Coupled-Ring Disk Test Readout Model

10+10 Quads  
3+3 Triplets

Largest Inner Object




As realistic as possible on detector components

~1m Commercial /existing substitutes whenever possible

Main Objective:  
*Tests of on detector components*

- PPO-RTM: MiniDP cable/connection allow test DAQ connections
- Can substitute in real PPO/twinAx/OptoBoard when ready

# ATCA RD53 Link Aggregator Concept






## RD53A

- 4 lanes output
- 1.28Gbps



## Xilinx Evaluation KCU105:

- FMC connect to HP bank, > 1.4Gbps
- FMC adapter
- PLL, retimer, equalizer



# RCE for ITK

4 x RD53A



[https://github.com/slaclab/SLAC\\_firmware/software\\_lib\\_to\\_support](https://github.com/slaclab/SLAC_firmware/software_lib_to_support)

PC:

- SFF+ for 10G Ether
- 1G Ether
- PCIe

RCE:

- SFP+ for pgp3

1G Ether  
SFP+



PCIe

# RCE for ITK

4 x RD53A



\*revision in fabrication because of wrong pin mapping

A patched card is in tested

- 4 lane output could be stabilized at 1.28Gbps
- seems like CMD line have some glitch

1G Ether  
SFP+



PCIe

# Backup

# ATCA RD53 Link Aggregator Layout

