## WG Wrap Up RCE

Incomplete Participant List Abhishek Sharma, Douglas Smith, Emily Filmer, Ke Li, Matthias Wittgen, Su Dong, Zijun Xu





## RCE (Reconfigurable Cluster Element)

#### SLAC

ATCA platform for detector running HSIO platform for laboratory and testbeam








### HSIO2/RCE


RD53A FEB





Ethernet





#### **RD53 Emulator**

#### SLAC

#### Same FEB board is used as Emulator

- Emulator + YARR works fine
- Emulator + RCE still has issue, will continue to work on it




## **System Test Readout Evolution**



- Performant readout needed for Demonstrators/Prototype systems with ~100+ data links this year
- System tests much more valuable if data links can be driven at full speed of 1.28 Gb/s
- Will not have RD53B for some time. Have to do the best we can to drive RD53A with sub-optimal transmission control
- Compact/flexible solution needed with commercial or existing substitutes for electrical service and test readout, that can evolve, until production components are mature


## Inner Coupled-Ring Disk Test Readout Model





## **ATCA RD53 Link Aggregator Concept**







#### RD53A

- 4 lanes output
- 1.28Gbps



#### Xilinx Evaluation KCU105:

- FMC connect to HP bank, > 1.4Gbps
  FMC adapter
- PLL, retimer, equalizer



4 x RD53A

SLAC

https://github.com/slaclab/

SLAC firmware/software lib to support

#### PC:

- SFF+ for 10G Ether
- 1G Ether
- PCle

#### RCE:

• SFP+ for pgp3



PCle

10

4 x RD53A

SLAC

\*revision in fabrication because of wrong pin mapping

A patched card is in tested

- 4 lane output could stabilized at 1.28Gbps
- seems like CMD line have some glitch

1G Ether

SFP+

PCIe 11

# Backup





## **ATCA RD53 Link Aggregator Layout**



