



FTK:  
A  
HARDWARE  
BASED  
TRACK  
FINDER FOR  
THE ATLAS  
TRIGGER



LAUREN TOMPKINS  
INSTRUMENTATION BROWN BAG  
JUNE 1ST, 2016




Stanford  
University




# OUTLINE

- Why hardware based track finding? Why now?
- How we do it
- Current status and commissioning plan
- Looking to the future






# WHY USE TRACKS IN THE TRIGGER?





# WHY USE TRACKS IN THE TRIGGER?

TO DO THE PHYSICS, OF COURSE!







## proton - (anti)proton cross sections



Observed Signal / Expected Signal





# WHAT QUESTIONS ARE WE TRYING TO ANSWER?



# WHAT QUESTIONS ARE WE TRYING TO ANSWER?


- Is this **really** the Standard Model Higgs Boson?





# WHAT QUESTIONS ARE WE TRYING TO ANSWER?

- Is this **really** the Standard Model Higgs Boson?
- Is this the **only** Higgs Boson?




$$\begin{aligned} V = & m_{11}^2 \Phi_1^\dagger \Phi_1 + m_{22}^2 \Phi_2^\dagger \Phi_2 - m_{12}^2 (\Phi_1^\dagger \Phi_2 + \Phi_2^\dagger \Phi_1) + \frac{\lambda_1}{2} (\Phi_1^\dagger \Phi_1)^2 + \frac{\lambda_2}{2} (\Phi_2^\dagger \Phi_2)^2 \\ & + \lambda_3 \Phi_1^\dagger \Phi_1 \Phi_2^\dagger \Phi_2 + \lambda_4 \Phi_1^\dagger \Phi_2 \Phi_2^\dagger \Phi_1 + \frac{\lambda_5}{2} \left[ (\Phi_1^\dagger \Phi_2)^2 + (\Phi_2^\dagger \Phi_1)^2 \right], \end{aligned}$$




# WHAT QUESTIONS ARE WE TRYING TO ANSWER?


- Is this **really** the Standard Model Higgs Boson?
- Is this the **only** Higgs Boson?



$$V = m_{11}^2 \Phi_1^\dagger \Phi_1 + m_{22}^2 \Phi_2^\dagger \Phi_2 - m_{12}^2 (\Phi_1^\dagger \Phi_2 + \Phi_2^\dagger \Phi_1) + \frac{\lambda_1}{2} (\Phi_1^\dagger \Phi_1)^2 + \frac{\lambda_2}{2} (\Phi_2^\dagger \Phi_2)^2 + \lambda_3 \Phi_1^\dagger \Phi_1 \Phi_2^\dagger \Phi_2 + \lambda_4 \Phi_1^\dagger \Phi_2 \Phi_2^\dagger \Phi_1 + \frac{\lambda_5}{2} \left[ (\Phi_1^\dagger \Phi_2)^2 + (\Phi_2^\dagger \Phi_1)^2 \right],$$


- **Why** is the Higgs mass much lower than the Planck scale?






# CARRYING OUT THE PHYSICS PROGRAM


- Need to be able to identify:
  - **3rd generation particles: taus, b-quarks**
    - Displaced vertices from b-hadron decays
    - 1- and 3-prong tau decays
  - Leptons from electroweak decays:
    - Isolated electrons and muons
  - Jets and Missing Energy
  - Tracking is critical!






# CARRYING OUT THE PHYSICS PROGRAM


- Need to be able to identify:
  - **3rd generation particles: taus, b-quarks**
    - Displaced vertices from b-hadron decays
    - 1- and 3-prong tau decays
  - Leptons from electroweak decays:
    - Isolated electrons and muons
    - Jets and Missing Energy
  - Tracking is critical!






# CARRYING OUT THE PHYSICS PROGRAM


- Need to be able to identify:
  - **3rd generation particles: taus, b-quarks**
    - Displaced vertices from b-hadron decays
    - 1- and 3-prong tau decays
  - Leptons from electroweak decays:
    - Isolated electrons and muons
    - Jets and Missing Energy
  - Tracking is critical!











# CARRYING OUT THE PHYSICS PROGRAM

- Need to be able to identify:
  - **3rd generation particles: taus, b-quarks**
    - Displaced vertices from b-hadron decays
    - 1- and 3-prong tau decays
  - Leptons from electroweak decays:
    - Isolated electrons and muons
  - Jets and Missing Energy
  - Tracking is critical!












# ATLAS TRIGGER SYSTEM






# ATLAS TRIGGER SYSTEM








# ATLAS TRIGGER SYSTEM








# ATLAS TRIGGER SYSTEM








# ATLAS TRIGGER SYSTEM








# ATLAS TRIGGER SYSTEM








# ATLAS TRIGGER SYSTEM






# ATLAS TRIGGER SYSTEM








# CHALLENGES



CMS, 78 reconstructed vertices




# CHALLENGES




L1_ETM0	0	67	1
L1_ETM70	0	68	1
L1_ETT300	1	69	1
L1_HTT100	0	70	262139
L1_HTT150	0	71	262139
L1_HTT175	1	72	1
L1_HTT200	1	73	1
L1_Mu10er_JetC12_WdEtaPhi1_DoubleJetC_20_120	0	74	262139
L1_Mu10er_JetC32	0	75	262139
L1_DoubleJet64_Central	1	76	1
L1_Abs10er_WdEtaPhi1_DoubleJetC_20_120	0	77	1


CMS, 78 reconstructed vertices



# RUN II AND III CONDITIONS





M. Lamont




# TRACKING AT HIGH LUMINOSITY IS TRICKY

ATLAS-CONF-2012-042





- Huge combinatorial problem, very non-linear with number of interactions
- **Atlas FastTracKer (FTK)** solves these problems with a **hardware based approach**




# TRACKING AT HIGH LUMINOSITY IS TRICKY



ATLAS-CONF-2012-042




- Huge combinatorial problem, very non-linear with number of interactions
- **Atlas FastTracKer (FTK)** solves these problems with a **hardware based approach**




# TRACKING AT HIGH LUMINOSITY IS TRICKY



- Huge combinatorial problem, very non-linear with number of interactions
- **Atlas FastTracKer (FTK)** solves these problems with a **hardware based approach**



# WHAT DOES A HARDWARE BASED TRACK FINDER LOOK LIKE?



# CONCEPTUAL DESIGN

- **Parallelize** the problem: Divide the detector  $\eta$ - $\phi$  towers
- **Reduce** the data volume: Convert clusters into coarse resolution hits
- **Eliminate** costly loops: Compare hits to pre-stored patterns simultaneously
- **Simplify** algorithms: Use a linearized fit for track candidates
- **Hardware** solution: Implemented in FPGAs or custom ASICs

436 Nuclear Instruments and Methods in Physics Research A278 (1989) 436–440  
North-Holland, Amsterdam

**VLSI STRUCTURES FOR TRACK FINDING**


Mauro DELL'ORSO  
*Dipartimento di Fisica, Università di Pisa, Piazza Torricelli 2, 56100 Pisa, Italy*

Luciano RISTORI  
*INFN Sezione di Pisa, Via Vecchia Livornese 582a, 56010 S. Piero a Grado (PI), Italy*


Received 24 October 1988

We discuss the architecture of a device based on the concept of *associative memory* designed to solve the track finding problem, typical of high energy physics experiments, in a time span of a few microseconds even for very high multiplicity events. This "machine" is implemented as a large array of custom VLSI chips. All the chips are equal and each of them stores a number of "patterns". All the patterns in all the chips are compared in parallel to the data coming from the detector while the detector is being read out.







# SYSTEM ARCHITECTURE




# SYSTEM ARCHITECTURE




# SYSTEM ARCHITECTURE







# SYSTEM ARCHITECTURE




# SYSTEM ARCHITECTURE



# SYSTEM ARCHITECTURE






# HARDWARE


~8000 ASICs

~2000 FPGAs

Thousands of I/O links


@ up to 10 Gbps






# STAGE 1: DATA FORMATTING


- Clustering
- Route clusters to FTK eta-phi towers






# STAGE 1: DATA FORMATTING



- Clustering
- Route clusters to FTK eta-phi towers




# STAGE 1: DATA FORMATTING




- Clustering
  - Route clusters to FTK eta-phi towers






# STAGE 1: DATA FORMATTING


- Implemented in ATCA crates with full mesh backplane (40Gbps)
- 32 DF boards in 4 crates
- Inter-board routing determined using greedy search algorithm minimizing tails of routing distribution






# STAGE 1: DATA FORMATTING


- Implemented in ATCA crates with full mesh backplane (40Gbps)
- 32 DF boards in 4 crates
- Inter-board routing determined using greedy search algorithm minimizing tails of routing distribution







# STAGE 1: DATA FORMATTING


- Implemented in ATCA crates with full mesh backplane (40Gbps)
- 32 DF boards in 4 crates
- Inter-board routing determined using greedy search algorithm minimizing tails of routing distribution







# DATA FORMATTER + INPUT MEZZANINE SYSTEM






# DATA FORMATTER + INPUT MEZZANINE SYSTEM






## STAGE 2: BINGO DATA REDUCTION AND PATTERN RECOGNITION


- Hits are ganged together into coarse resolution hits




## STAGE 2: BINGO DATA REDUCTION AND PATTERN RECOGNITION




- Hits are ganged together into coarse resolution hits




## STAGE 2: BINGO DATA REDUCTION AND PATTERN RECOGNITION




- Hits are ganged together into coarse resolution hits




## STAGE 2: BINGO DATA REDUCTION AND PATTERN RECOGNITION




- Hits are ganged together into coarse resolution hits
- All possible patterns of coarse resolution hits determined from simulation




## STAGE 2: BINGO DATA REDUCTION AND PATTERN RECOGNITION



- Hits are ganged together into coarse resolution hits
- All possible patterns of coarse resolution hits determined from simulation





## STAGE 2: BINGO DATA REDUCTION AND PATTERN RECOGNITION



- Hits are ganged together into coarse resolution hits
- All possible patterns of coarse resolution hits determined from simulation





## STAGE 2: BINGO DATA REDUCTION AND PATTERN RECOGNITION




- Hits are ganged together into coarse resolution hits
- All possible patterns of coarse resolution hits determined from simulation
- Custom associative memory chips are used to **compare hits** to  $O(10^9)$  patterns **simultaneously** (bingo cards)



## STAGE 2: BINGO DATA REDUCTION AND PATTERN RECOGNITION




- Hits are ganged together into coarse resolution hits
- All possible patterns of coarse resolution hits determined from simulation
- Custom associative memory chips are used to **compare hits** to  $O(10^9)$  patterns **simultaneously** (bingo cards)




# REFINEMENTS

- Majority Logic: Only require N out of M layers have a match
  - Gains efficiency
- Variable Resolution Patterns (Don't Care Bits)
  - Reduces the number of patterns and fake matches


No variable resolution:  
3 patterns needed




1 bit variable resolution:  
1 pattern needed



3 bit variable resolution:  
1 pattern with 1/16th volume




- Number of don't care bits set on a layer by layer, pattern by pattern basis




# REFINEMENTS

- Majority Logic: Only require N out of M layers have a match
  - Gains efficiency
- Variable Resolution Patterns (Don't Care Bits)
  - Reduces the number of patterns and fake matches


No variable resolution:  
3 patterns needed




1 bit variable resolution:  
1 pattern needed



3 bit variable resolution:  
1 pattern with 1/16th volume




- Number of don't care bits set on a layer by layer, pattern by pattern basis




# REFINEMENTS

- Majority Logic: Only require N out of M layers have a match
  - Gains efficiency
- Variable Resolution Patterns (Don't Care Bits)
  - Reduces the number of patterns and fake matches


No variable resolution:  
3 patterns needed




1 bit variable resolution:  
1 pattern needed



3 bit variable resolution:  
1 pattern with 1/16th volume




- Number of don't care bits set on a layer by layer, pattern by pattern basis




# REFINEMENTS

- Majority Logic: Only require N out of M layers have a match
  - Gains efficiency
- Variable Resolution Patterns (Don't Care Bits)
  - Reduces the number of patterns and fake matches


No variable resolution:  
3 patterns needed



1 bit variable resolution:  
1 pattern needed



3 bit variable resolution:  
1 pattern with 1/16th volume



- Number of don't care bits set on a layer by layer, pattern by pattern basis

# AMCHIP 06

## VITAL STATS

- 65 nm fabrication
- 60mm<sup>2</sup> area
- 2 Gb/s I/O
- 23x23 BGA
- 128k patterns, 400M transistors
- 1.15V, 3.3 A, 3.8 W / chip
- Several hundred chips tested so far, 85% yield




# AMCHIP 06

## VITAL STATS


- 65 nm fabrication
- 60mm<sup>2</sup> area
- 2 Gb/s I/O
- 23x23 BGA
- 128k patterns, 400M transistors
- 1.15V, 3.3 A, 3.8 W / chip
- Several hundred chips tested so far, 85% yield


Iphone 6: A8 processor  
20nm  
2B transistors  
89 mm<sup>2</sup>







# AMB BOARD







# AMB BOARD







# AMB BOARD






# TRACK FITTING


- Problem: >90% of matched patterns (BINGOs) are from random association of hits
- Solution: check if **full resolution** hits in matched patterns are compatible with a single charged particle






# 5 PICOSECOND TRACK FITTING

- Linearized fits on FPGAs:
  - Determine phasespace of possible tracks ( $\chi^2$ )
  - Linear approximation calculated and defined by sector
  - FPGAs multiply and add coordinates by constants to get  $\chi^2$
- Keep roads with at least 1 good track
- Fit 1 track / ns (1 track every 5 ps for full system)!



$$\chi_i = \sum_{j=1}^{N_c} S_{ij} x_j + h_i; i = 1, \dots, N_\chi$$





# AUX

•  
•  
•  
•  
•  
•  
•  
•  
**Pix/ SCT Hits  
from DF**


Hits are ganged  
into groups of  
pixels/SCT  
modules called  
Super Strips (SS)  
•  
•  
•  
•  
•


**SCT Hits  
from DF**






# AUX






# AUX






**Data Organizer (DO) FW:**  
Associates roads to SS using ext. memory, sends hits to TF




## Track Fitter (TF) FW



Allows for 1 missing layer (Pix/SCT majority hit)





DO/TF  
FPGAs



# FINAL TRACK PRODUCTION




# FINAL TRACK PRODUCTION





## Extrapolator (EXT):


Finds candidates in unused layers using extrapolation constants



## Track Fitter (TF):


Fits track with each combination of possible candidates, takes one with best  $\chi^2$ .  
(Nominal and Pix/SCT Majority Fitters)






# FORMAT FOR HLT: FLIC


- Merge into event packets
- Include/strip debug & monitoring information







# AS A SYSTEM






# WHERE DOES IT FIT IN?








HOW FAR ALONG THE  
ROAD TO REALITY ARE WE?




- Initial production of all boards started
  - Some delays for AMB and SSB
- At least one prototype or production board for each board available at CERN for integration tests
- Installation in USA 15 started!
  - One slice including IM+DF+AUX+AMB
  - One full DF Shelf installed\*





# TEST STAND FOR INTEGRATION @ CERN






# INSTALLATION IN THE COUNTING ROOM








# INSTALLATION





# DATA TAKING DURING HEAVY ION COLLISIONS






# DATA TAKING DURING HEAVY ION COLLISIONS







# CHALLENGES

- Delays in production due to manufacturing issues (AMChip 06, Second Stage Board)
- Infrastructure:
  - New(ish) technologies: ATCA
  - Power consumption in VME racks & limited cooling capacity (14-15kW/rack)
  - Integration into ATLAS DAQ chain (talking to Pix/SCT & ROS)
- Firmware planning/stability/completion
  - Done by students & postdocs with finite institutional lifetimes
- ***Integration of such a heterogenous system!***



# FTK SCHEDULE








# PLANNING FOR THE FUTURE


THE FUTURE IS NOW

# LHC & High Luminosity LHC






FTK: Fast TracKer: hardware based tracking






# TRACK TRIGGERING AT HL-LHC


- $L = 7.5 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$ , 200 pile-up events
  - ~10 times current highest luminosity
- Critical to measure Higgs couplings, including Higgs self coupling!
- Tracking strategy:
  - Hardware Tracking in ROI at up to 1 MHz
    - AM+FGPA technology
  - Hardware Full Event Tracking at  $\sim 100$  kHz – selected events: FTK++
    - AM+??
  - CPU/GPU precision tracking in ROI






# CONCLUSIONS

- LHC Run II & III will have a lot of challenging and exciting physics to be explored
  - Using tracking information in the trigger will increase our sensitivity to heavy flavor objects
- FTK uses a hardware solution to solve the problems of tracking at high luminosity
  - Good performance with respect to offline tracking
  - Trigger chains under development
- Commissioning in 2016, usage in HLT in 2017.






## DF Backplane Tests





- Large bit error rates in data transferred between boards were seen in previous backplanes built by ASIS
- ASIS delivered new backplane for testing ~2 weeks ago, and came to help test
- Performance was greatly improved in new version
- See above eye scans for an example comparing the two backplanes under the same configuration and board pair, testing transfer rate of 10Gbps








# EXAMPLE USES: TAUS












# EXAMPLE USES: TAUS






# EXAMPLE USES: B-JETS






# EXAMPLE USES: B-JETS

Calo Jets




Track Jets




# Input Mezzanine board (IM)

Spartan-6 IM



- Total 80 boards are produced.
  - 79 boards Pass all test
- 1 board with patch cable goes to spare
- All boards were delivered to CERN.
  - Several boards are already installed to USA15 and used to test.

Artix-7 IM



- All boards will be produced at Nov 23.
- Boards will be delivered to CERN after the initial test in this year.
- Several boards are already tested in Real data at CERN

# Integration test results



Receive the hit by required speed. **OK**

Process the hit clustering by required speed. **~80 %**  
Check IBL


Send the hit to next board (DF) **OK**

**~80%**  
Stable data flow.

There are still minor bugs in data flow for Firmware side.

-> Under Investigation.

# FTK Second Stage: Functions



## Each SSB:

- Receives 8L data from 4 AUX cards
- Receives IBL and stereo SCT hits from DF for 2  $\eta$ - $\phi$  towers
- “Extrapolates” 8L fits into layers not used in the 1st stage using pattern constants and retrieves candidate hits from those layers for use in 12L track fitting (*Extrapolator FW*)
- Performs 12L fit (*Track Fitter FW*)
- Receives Intra- and inter-crate SSB 12L track streams and uses these to remove duplicates (*Hit Warrior FW*)
- Merges FTK data within a core crate and outputs data to FLIC

# Core Crate (45°)

Hits from DF  
Pixel+axial SCT

4 additional layer  
hits from DF

8-layer tracks

VME Controller

PU 00

PU 01

PU 02

PU 03

pSSB

PU 04

PU 05

PU 06

PU 07

PU 08

PU 09

PU 10

PU 11

PU 12

PU 13

PU 14

PU 15

fSSB

12-layer tracks (Intra-crate)

12-layer tracks (Intra-crate)  $\Phi$  overlap removal only


12-layer tracks (Inter-crate)  $\Phi$  overlap removal only

1  $\eta$ - $\Phi$   
tower

To FLIC

To FLIC  
52


# HW: SSB track flow



**Green arrows** show the flow of tracks. Tracks flow out of the TF and are merged in the HW.  
**Red and Blue** arrows show tracks sent to neighboring  $\phi$  regions for overlap removal




# Final f(SSB)\*



\*pSSB and fSSB are identical hardware, only Hit Warrior firmware is different


# FLIC functionality

- Receive event records from upstream FTK system, 1/16th of the detector per channel
  - Full bandwidth output from the FLIC to HLT
    - Baseline: 300 tracks per event @ 100 kHz
- Convert FTK identifiers to ATLAS global identifiers using SRAM lookup
- Repackage event record into standard ATLAS format
- Communicate with HLT
  - Sends records
  - receives xoff signal and propagates it upstream to FTK
- Monitoring and Processing on ATCA Blades via backplane






# Hardware status

- Prototype boards have been fully tested
  - One send to CERN for integration testing
- Two production boards arrived at ANL in Oct. 2015
  - New front panel, new back panel, IPMC, new SRAM architecture and etc.
  - Firmware updates to fit to the hardware change from the prototype to the production board
  - Currently under lab testing at ANL





# FLIC testing at ANL


- Prototype been fully tested at ANL
  - Latency ~20us, well understood
  - Stable rate above 100 kHz, tested with 1 - 8 channels
    - Rates are shifted to have a better visibility




# FLIC testing at CERN

- One prototype send to CERN for testing
  - FLIC to ROS rate tested for one channel
    - Rate vs number of tracks per event records (fixed tracks & random delay)
    - Standalone software & ROS partition








# EXAMPLE USAGE OF LAB 4 TESTSTAND

- Controlled environment lets us test FW limits in interaction between two boards



DF+IM PROCESSING SPEED  
UNDER VARYING CONDITIONS

