

Diced ITkPixV2 Readout Chips

YARR Firmware Tutoria

Luc Le Pottier, Timon Heim

Lawrence Berkeley National Lab **January 14th**, **2025**









YARR SPEC Firmware Overview

- YARR uses <u>custom PCIe firmware</u>, on off-the-shelf FPGAs
- Recommended, best understood FPGA is **TEF-1001 / TEF-1002**
- YARR website contains documentation regarding setup, flashing firmware, etc.

What is SPEC?

- **Simple** (cheap)
- **PCIE** (how we communicate with PC) \bullet
- FMC (how we communicate with FEs) \bullet
- Carrier

Trenz TEF-1001/2



ReflexCES XpressK7



Xilinx KC705







Lanes and Data

- R [mm]
- Rd53 designed with large range of operating conditions in mind
- In particular: **20x difference** in bandwidth requirement between innermost / outermost layer chips!
- But, increased readout bandwidth = more power.. how to minimize?
 - 4 readout channels per chip, called lanes
 - Maximum of **1.28 Gbps** on each lane lacksquare
 - Lanes will be disabled if not needed
- **Examples**:
 - lane (can be combined with **data merging**)



Outer layer quad with 160 Mb/s/chip needs 4x160 = 640 Mbps, fits on a single

Inner layer quad with 3.24 Mb/s/chip needs 3-4 lanes per chip (4 to hit S.F.)



Boards

- Ohio card provides 4 display ports for connection to FEs, each with capacity for **4 lanes per port**, for 4x4 = 16 lanes
- FMC connector bridges the Ohio cards and FPGA





PCIe connector

Kintex 7 FPGA

- Each port contains four data lanes and one command lane
- For external trigger or TLU firmware, port D may be modified to accept other signals



Boards + versions

- Firmware is according to the lane configuration we are expecting
 - 4 x 4 means 4 ports, each with 4 lanes enabled per chip
 - **Required** to run at > 1 Gbps data rate for a single chip
 - 16 x 1 means 4 ports, each with 1 lane enabled per chip
 - All four lanes on a port may have a FE attached, as is the case with standard quad modules
 - **Required** for running quad modules without data merging
- 640/1280 Mbps indicates the bandwidth for each lane
 - Generally **1280** Mbps is more susceptible to typical high speed transmission problems from e.g. long cables
 - But, 640 does not maximize readout rate
- Suffix indicates whether pins for port D are mapped to TLU/trig.

rd53_ohio_12x1_1280Mbps_tlu

rd53_ohio_12x1_1280Mbps_trig

rd53_ohio_12x1_640Mbps_tlu

rd53_ohio_12x1_640Mbps_trig

rd53_ohio_16x1_1280Mbps

rd53_ohio_16x1_640Mbps

rd53_ohio_3x4_1280Mbps_tlu

rd53_ohio_3x4_1280Mbps_trig

rd53_ohio_3x4_640Mbps_tlu

rd53_ohio_3x4_640Mbps_trig

 $rd53_ohio_4x4_1280Mbps$

rd53_ohio_4x4_640Mbps







Boards + Triggers

- Capacitors C54, C55, C57, C58, C60, C61, C63, C64 should be replaced with 0 Ohm resistors
 - Modification changes AC coupling to DC coupling
- This allows port D to receive external triggers, or TLU signals (important for test beam)
- All mappings between pins and hardware can be found in the <u>.xdc files</u> for a given firmware version



Boards + Debugging

Ohio cards can have problems...

- **Incorrect modifications** (or lack thereof)
 - All data + CMD lines should be AC coupled with 50 ohm termination
 - All trigger inputs should be DC coupled
 - Causes readout errors, data processor complains
- Loose mini display ports
 - Soldering is not always consistent
 - Causes readout errors, data processor complains
- Bad FMC connection
 - Big connector with lots of pins -> some are too loose, unplug and plug back in
 - Causes readout errors, data processor complains

Boards + Debugging

Ohio cards can have problems...

- **Incorrect modifications** (or lack thereof) \bullet
 - All data + CMD lines should be AC coupled with 50 ohm termination
 - All trigger inputs should be DC coupled
 - Causes readout errors, data processor complains
- Loose mini display ports
 - Soldering is not always consistent
 - Causes readout errors, data processor complains
- **Bad FMC connection**
 - Big connector with lots of pins -> some are too loose, unplug and plug back in
 - Causes readout errors, data processor complains

Hardware issues may manifest visibly in software!

Configuration and Reset

Firmware uses the wishbone interconnect architecture

- Provides a way for different IP cores (chunks of firmw)
- I.e. PCIe and FIFO implementations ullet

Wishbone buses provide

- Firmware config registers
- Local "soft" resets
- Block RAM transfers to PCIe \bullet

Configuration for FW typically goes through wishbone

- Rule of thumb 1: files with the suffix "wb" have a lacksquarewishbone interface
 - This means they can easily be modified to take new configuration parameters
- Rule of thumb 2: firmware configuration comes from \bullet the **controller config file** in YARR: "-r"

Configuration and Reset

Useful wishbone related YARR scripts:

- <u>specSoftReset</u>: sends soft resets to wishbone modules, usually helping with run-time firmware issues
 - To reset all registers: ./bin/specSoftReset -r <controller_file> -o 15
- specComTest
 - reads back firmware version / lane configuration, and tests basic transfers to FPGA Useful to ID firmware version for debugging, or check that flashing has worked • • Typical usage: ./bin/specComTest <spec_id>

- specReadWriteReg
 - Allows for reading/writing of wishbone registers from the command line •
 - **Expert level tool**, but documentation of registers for the future can be very useful lacksquare
 - Typical usage: ./bin/specReadWriteReg -r <controller_file> -b 32768 -o 1 to check 8-bit RX link status for all four RX lanes (should return 0x3030303 for full function)

Data Walkthrough

Data Walkthrough

Triggering

Triggering

For typical scans...

- Triggers are built in **<FE>TriggerLoop** in YARR, i.e. ItkpixV2TriggerLoop.cpp for ITkPixV2 chips
- 32 bit "trigger word" that is built contains injection and delay commands for the chip (dependent on multiplier, charge, etc.)
- This word is sent via **wishbone** to the TX, along with other information about target scan frequency, duration, number of iterations, etc.

In the FPGA...

- Pulse generator + trigger logic blocks begin cycling through the trigger word buffer repeatedly, at the specified frequency and for the specified duration/iteration number
- Can also use external triggers by enabling them properly from software lacksquare
 - Trigger tags: new addition, built in firmware as we go
- Serializer sends commands to all enabled FEs simultaneously

Data Walkthrough

Encoding + De-serializer

Qro					
0	0	0			
bits S					
S					
or					

De-serializer

 Rd53 sends data using the Aurora 64b/66b encoding

- Two identifying bits for either data (01) or info (10), where info is service information (auto/read registers)
- Rest of the data package is scrambled
- Any other value means there is an error, and the entire payload is lost
- Pros of this encoding: bit-balanced payloads, clock recovery is possible, stream **alignment** is possible, fast enough (1.28Gbps)
- **Problem:** if we have a bit shift in the data stream, we need to resynchronize Involves looking at consecutive streams until we get 01 or 10 consistently •

 - Takes a long time and loses all data in the 64bit packets
 - One bit wrong = whole word wrong

De-serializer

- From there, data is synchronized on a lane-by-lane basis, and idle words are removed from lanes without data
- It is then multiplexed per-lane such that each channel contains a single output stream, with • a maximum bandwidth of 4.96 Gbps
- Lastly, all lanes are passed into their own FIFOs
 - This is because we typically expect temporary high occupancy during a trigger, followed by no trigger for a while, so buffering is useful before possible bottlenecks

(HL-LHC trigger rate of 1MHz vs. BC rate of 40MHz)

Data Walkthrough

Channel Multiplexer

Channel Multiplexer

- Each of the four **channels** (corresponding to ports on the Ohio card) go to a round-robin arbiter
 - This block multiplexes the data into a single stream
 - Since different channels have different volumes of data, need a way to decide on which order to add them to the final output stream as they are coming in
 - It is also a system bottleneck: 160MHz clock limits the data rate to 160*64 = 10.24Gbps, lower than the 19.86Gbps previously
 - (FW upgrade to make this clock 320 MHz, but it is complicated)
- Possible issues:
 - <u>Empty words added during arbitration</u>, for channels without data -> blows up data rate • Can occur during self-trigger scan if there are very **noisy pixels** In particular: "noisy" from noisescan != "noisy" in selftrigger scan... hard to mask

 - with a typical noise scan.

Data Walkthrough

Block RAM

Multiplexed data for all four channels, each with up to four lanes, is passed to the **Block RAM** (BRAM)

- 64 rows by 16 columns of 18kb RAM blocks = 18 Mb of memory Batches data for fast block transfer to PC over PCIe

Possible problems:

- Multiplexer overwrite data that has not been read out **Block Ram** • We have a very high data rate (**data in** is fast) • We have a very slow PC (data out is slow) **PCle** helps during FPGA-triggered scans, but: PC + software

- If data in > data out of the block ram, we will start to • This can happen when... • We implemented a <u>throttle mechanism</u> for the BRAM, which
 - Cannot throttle **self-trigger** scans
 - Does not cover case where **PC reads** stop for a "long" time

What does this look like?

What does this look like?

• Data for an event is written to the BRAM upon reception

BRAM simplified schematic

What does this look like?

- Data for an event is written to the BRAM upon reception
- Data is read by PC as it is able to

BRAM simplified schematic

What does this look like?

- Data for an event is written to the BRAM upon reception
- Data is read by PC as it is able to
- If write rate greatly overwhelms the read rate...

BRAM simplified schematic

What does this look like?

- Data for an event is written to the BRAM upon reception
- Data is read by PC as it is able to
- If write rate greatly overwhelms the read rate...

BRAM simplified schematic

What does this look like?

- Data for an event is written to the BRAM upon reception
- Data is read by PC as it is able to
- If write rate greatly overwhelms the read rate...

BRAM simplified schematic

What does this look like?

- Data for an event is written to the BRAM upon reception
- Data is read by PC as it is able to
- If write rate greatly overwhelms the read rate...
- Data can be overwritten

In data:

- This can manifest as **dropped hits**, unfinished event errors, and "expect new stream..." data processor errors
- 64 bit chunks of data are missing from full event stream -> gives these kinds of errors

BRAM simplified schematic

More Debugging

- packages within a stream

 - Truncated or abruptly starting streams -> BRAM overwrite or bit shift requiring resynchronization of data stream
- Chip-related data issues may have a more subtle look
 - data
 - In-chip memory overwrite not even visible!
- How can we try to distinguish between these issues?

• As we have seen, FPGA problems with data streams generally manifest as dropped 64 bit

Hits from a different module transferred from one chip to another -> BRAM overwrite

I.e. certain core column issues: tag comes back, followed by legible streams of garbage

More Debugging

One possible tool: **DataProcessor debug buffer**

- Keeps track of last <N> streams
- Upon reception of a data processor error, prints last N streams for that frontend
- Gives a much clearer idea of what may have happened: full stream context
- However, requires decoding by hand (ugh!) (get to know the <u>V2 manual</u>)

To use:

Can be enabled with **cmake** compiler flags: ullet

USE ITKPIX DEBUG BUFFER:

0: disable completely

- 1: enable only for segfault-inducing cases
- 2: enable for all errors

ITKPIX_DEBUG_BUFFERSIZE: N: number of consecutive streams to keep in memory

PCIe protocol must be set on startup

- So, we cannot "hard reset" the entire FPGA.. only the wishbone busses
- You *can* reach FPGA configurations that require a PC reboot to fix, if you try hard enough

That being said, the vast majority of "bad" FPGA configurations can be fixed by running specSoftReset (mentioned earlier)

0:49:04	0:49:04] luclepot@pigwhale \$./bin/specComTest 1							
[00 : 49:08	:385][info][specComTest]:	Init spec		
[00 : 49:08	:385][info][SpecCom]:	Opening SPEC with id #1		
[00 : 49:08	:385][info][SpecCom]:	Mapping BARs		
[00 : 49:08	:385][info][SpecCom]:	Mapped BAR0 at 0x7f44b264f000 with size		
[00 : 49:08	:386][w	arning][SpecCom]:	BAR4 not mapped (Mmap failed)		
[00 : 49:08	:386][info][SpecCom]:	~~~~~		
[00 : 49:08	:386][info][SpecCom]:	Firmware Hash: 0x1fe6cb		
[00 : 49:08	:386][info][SpecCom]:	Firmware Version:		
[00 : 49:08	:386][info][SpecCom]:	Firmware Identifier: 0x2030248		
[00 : 49:08	:386][info][SpecCom]:	FPGA card: Trenz TEF1001_R2		
[00 : 49:08	:386][info][SpecCom]:	FE Chip Type: RD53A/B/C		
[00 : 49:08	:386][info][SpecCom]:	FMC Card Type: Ohio Card (Display Port)		
[00 : 49:08	:386][info][SpecCom]:	RX Speed: 1280Mbps		
[00 : 49:08	:386][info][SpecCom]:	Channel Configuration: 12x1 Ext Trig		
[00 : 49:08	:386][info][SpecCom]:	LPM Status: 0		
[00 : 49:08	:386][info][SpecCom]:	~~~~~		
[00 : 49:08	:386][info][SpecCom]:	Flushing buffers		
[00 : 49:08	:386][info][SpecCom]:	Init success!		
[00 : 49:08	:386][info][specComTest]:	Starting DMA write/read test		
[00:49:08	:386][info][specComTest]:	writing 8192 byte.		
[00:49:08	:386][info][specComTest]:	read 8192 byte.		
[00:49:08	:386][info][specComTest]:	Success! No errors.		

Works!

[[0:50:28] luclep	ot@pigwha]	le \$./ bin/sp	ecComTest 0
[00:50:36:818][info][specComTest]: Init spec
[00:50:36:819][info][SpecCom]: Opening SPEC with id #0
[00:50:36:819][cr	itical][SpecCom]: Error during initilisation: Lock
[00:50:36:819][cr	itical][SpecCom]: Fatal Error! Aborting!

Broken!

