

ITkPix 101

ITk Pixel Module QC Workshop
Not a lecture - 13.01.25

Timon Heim - LBNL


Disclaimer



- I will/can not be exhaustive, happy to go into more detail if questions come up
- Here I compiled information I would consider useful at the user-level
- I will make generalizations that are not fully correct but are communicating the right understanding
- The slides are “incomplete” if viewed offline as I will make use of the white board
- I explain better when I can see what is unclear
- Most of the information is leveraged from the manual and paper:
 - Manual: <https://cds.cern.ch/record/2890222>
 - Paper: <https://cds.cern.ch/record/2898416>


Nomenclature

332 pixels / 18.3 mm




432 pixels / 21.6 mm

382 pixels / 20.7 mm




400 pixels / 20 mm







RD53B/C:

- Virtual chip library
- “Compiled” in two versions:
 - CMS CROC V1/2 (432x332 pixels)
 - lin FE
 - ATLAS ITkPixV1/2 (400x384 pixels)
 - diff FE
- Digital RTL shared between both chips
- Same End-Of-Chip (analog and digital) for both chips
 - Same pad ring
- Within ATLAS usually:
 - RD53B = ITkPixV1 = ITkPixV1.1 != ITkPixV1.0
 - RD53C = ITkPixV2

Periphery



Differential Front-End



Charge Sensitive Amplifier:

- Straight cascode design
- Global settings for I_f (8-bit DAC)
- Selectable gain




Two Stage Comparator:

- Differential design
- Global 8-bit threshold DAC
- Two per pixel 4-bit threshold DACs
- Optimised for low threshold operation



Injection

$$S0 = \text{CAL_edge OR CAL_aux}$$




$$S1 = \overline{\text{CAL_edge AND CAL_aux}}$$









Generic AFE





Diff FE ToT Response




Threshold



Digitization




Output 4-bit code	True ToT bin (low edge) [BX]			
	40 MHz speed		80 MHz speed	
	4-bit (DEF)	6-to-4 bit	4-bit	6-to-4 bit
0	0	0	0	0
1	1	1	0.5	0.5
2	2	2	1	1
3	3	3	1.5	1.5
4	4	4	2	2
5	5	5	2.5	2.5
6	6	6	3	3
7	7	7	3.5	3.5
8	8	8	4	4
9	9	12	4.5	6
10	10	16	5	8
11	11	20	5.5	10
12	12	24	6	12
13	13	28	6.5	14
14	≥14	≥32	≥7	≥16




ITkPix only has sync hit sampling

$$YARR_ToT = Chip_ToT + 1$$

Dataflow




- 50x50 pixels
- 25x100 pixels
- 4x1 Pixel Region
- Pixel core: $8 \times 8 = 64$ pixels,
 $2 \times 8 = 16$ pixel regions



Trigger Timing



Calibration Scenario



Data taking Scenario




Trigger Delay: defined in scan config as part of trigger loop
 Latency: part of chip config

Trigger Commands: 16bit frame stretches over 4 bunch crossings => 15 different trigger commands for all possible combinations

$$t_{hit} = t_{trigger} - latency$$

Digital I/O




- Sending only **single CMD signal** to chip (custom DC balanced encoding)
- CDR/PLL recovers 160MHz clock and generates clocks for different domains (LHC runs with 40MHz bunch crossing frequency)
- High output speed requires 8x multiplication of recovered clock
- Total of four 1.28Gbps output lanes which can be bonded into one Aurora 64b/66b channel (320Mbps in case of data merging)

Data Rates



- Data rates vary drastically over whole detector
- Chip designed for central barrel innermost layer
 - 4x 1.28Gbps links
- Can use single link @ 1.28Gbps
- Majority of detector needs less than half of 1.28Gbps
 - Introduced capability into chip to **merge multiple links** into one



Link Configuration


Common Quad Module:

- Three possible modes, chosen via chip configuration
 - 1 link per chip
 - 0.5 links per chip (1 primary, 1 secondary)
 - 0.25 links per chip (1 primary, 3 secondary)


Triplet Module:

- Linear Triplet: 4 links per chip
- Ring Triplet: 3 links per chip


Layer	Section	Number of Links/FE
0	Flat barrel	4
	Barrel rings	3
	End-cap rings	2
1	Flat barrel	0.5
	Barrel rings	1
	End-cap rings	1
2	Flat barrel	0.5
	Barrel rings	0.5
	End-cap rings (1-5)	0.5
	End-cap rings (6-11)	1
3	Flat barrel	0.25
	Barrel rings	0.25
	End-cap rings	0.5
4	Flat barrel	0.25
	Barrel rings	0.25
	End-cap rings (1-7)	0.25
	End-cap rings (8-9)	0.5




Data Output Protocol



- Link layer protocol: Aurora 66b/66b:
 - Only 3% overhead, DC balanced through scrambling, support of K-words for non-hit-data transfer (register reads)
- Custom data encoding (compression):
 - Had to serve wide range data sparsity, from dense small cluster hits in the inner layer, to sparse large clusters in out layer
- Hit data organized in “streams”, each stream can contain more than one event to effectively use 64bit aurora frame (though ATLAS choose not to use this feature)
- Streams are **not-byte aligned**, hit addresses can be relative to previous address
- Hit maps combine 4 1x4 pixel regions (16 pixel), hit maps are encoded as binary trees, **length can vary**




Serial Powering





- Advantage of serial powering:
 - Power loss in cable: $P_{\text{heat}} = R_{\text{cable}} * I^2 \Rightarrow$ Less current \Rightarrow Less mass (Higher resistance)
 - Parallel powering: current scales with modules
 - Serial powering: **voltage scales with modules**
- But serial powering **requires module impedance to be constant**
 - If impedance is not constant over time, power supply will have to react
 - PSU reaction is delayed due to cable inductance
 - \Rightarrow **Impedance changes result in voltage transients** in chain
- Chip impedance inherently not constant but depends on activity
 - **Shunt LDO circuit stabilizes chip impedance** to the outside world

Powering



Rext_dig/ana



$k \approx 1000$

$$V_{in} = V_{ofs} + I_{in} * R_{shunt} / k$$

$$I_{in} = I_{core} + I_{shunt} = k * I_{ctrl}$$

$$I_{ctrl} = (V_{in} - V_{ofs}) / R_{shunt}$$

An Example



	Analog	Digital	Total Chip	Total Module
Analog Periphery [A]	0.120			
Analog Matrix [A]	0.440			
Digital Periphery [A]		0.250		
Digital Periphery Activity [A]		0.010		
Digital Matrix [A]		0.450		
Digital Matrix Activity [A]		0.040		
I _{core} [A]	0.560	0.750		
I _{core} + overhead (10/20%) [A]	0.616	0.900		
I _{shunt}	0.056	0.150		
I _{in} current per chip [A]			1.516	6.064
k	1000	1000		
Offset [V]			1.000	
Target V _{in} [V]			1.500	
R _{ext} [Ohm]	812	556		
R _{eff} [Ohm]			330	82







$$R_{shunt} = (V_{in} - V_{ofs}) / I_{ctrl}$$

$$= (V_{in} - V_{ofs}) / (I_{in} / k)$$

$$V_{in} = V_{ofs} + (R_{eff} * I_{in})$$

Impedance of chip/module will be equal to R_{eff} unless I_{shunt} goes to 0A!

The Culprit



- Variations in k-factor, resistance, V_{in} , and V_{ofs} will lead to **change in impedance**
 - k-factor measured on cut on during wafer probing
 - 0.1% tolerance resistors
 - $V_{ofs} = 2 \cdot (R_{ofs} \cdot I_{ref}) \Rightarrow$ Ref measured and cut on during wafer probing
- Variation in impedance will lead to **unequal current splitting** in module
 - Lower impedance chips will **take away current** from higher impedance chips
- Variation in I_{core} will lead to **reduced overhead**

Backup

25um x 100um Pixels








Figure 48: Two options (a and b) for mapping of $25\ \mu\text{m} \times 100\ \mu\text{m}$ pixel sensors to the core pixel address. Which option is correct is determined by the sensor metalization. The filled circles represent the bump bond locations while the open rounded rectangles extend from each bump to the center line of the sensor pixel served. The top left corner of an 8 by 8 pixel core is shown.


Low Power Mode



Overvoltage & Undershunt Protection



Selftrigger



Vmux/Imux

