Module Electrical QC & Reporting

Timon Heim, Marija Marjanovic, Lingxin Meng, Hideyuki Oide, Elisabetta Pianori, Giordon Stark, **Emily Anne Thompson**

ITk week, March 2024

https://indico.cern.ch/event/1353986/





Outline

- 1. Latest updates from module electrical QC
- 2. Reflection on electrical QC from preproduction so far
 - How much data do we have in PDB?
 - What have we learned so far from QC tests?
 - Which issues would we like to see understood before module PRR?
- 3. Next steps:
 - Speeding up testing procedure
 - Module QC reporting



Module electrical quality control (QC): Define testing procedures and specifications to ensure that all modules perform electrically well, providing tools for testing

Testing stages:



Electrical tests:

- Performing calibrations
- Checking powering
- Checking built-in chip protections •
- Checking data transmission, merging
- Categorizing performance of each pixel ("advanced scans")



used to count the TOTAL FAILING category

Module electrical quality control (QC): Define testing procedures and specifications to ensure that modules perform electrically well, providing tools for testing



Latest versions of tools:

- module-qc-measurement-tools: v2.2.1
- module-qc-analysis-tools: v2.2.2
- module-qc-database-tools: v2.2.5
- **YARR**: v1.5.0
- LocalDB: v2.2.8

Recent features:

- Smoother dataflow and error handling (Giordon)
- Allow for testing of ITkPixv2 modules (Charlie)
- Check target current/voltage is reached before proceeding with script (Matthias)
- Bug fixes! (Everyone)

New to setting up a workflow?

Check instructions on setting up LocalDB:

Local DB Docs (Version 2.2)
Top Page Installation Guide Module QC Workflow Site Qualification Quick Guide

Use example QC bash script:

Community contributions are important.

Developers of these tools (i.e. at LBNL) have not yet received preproduction modules – debugging difficult without support of community. If you run into issues testing modules, please:

- ✓ Open a git issue describing the problem
- ✓ Ask quick questions on the relevant mattermost channel

Link

Electrical Testing ~ ☆ ♀ 118 ☆ 10 È core column issue survey | Latest versions: OC measurement tool

 Local Database User Support ∨
 ☆

 \u00e4 110 \u00e5 6
 \u00e4 6
 \u00e4 Current Version: v2.2.8 | LocalDB Docs | LocalDB Issues | Demo Clips

- ✓ Open a merge request if you have identified quick fixes for your problems
- X Don't email us crowd-sourced debugging is better

Data in production database

Information on all pre-production modules with data from the production database:

Only 40 modules with electrical data from INITIAL_WARM staged pushed to PDB – please push your data!

7

How many "good" modules have we assembled?

Do not panic.

The QC criteria is currently very hard for a module to pass – and this is by design.

Goal in pre-production is to learn as much as possible about these modules as we build them – we flag anytime a module does not behave as expected, even in seemingly trivial ways.

QC criteria are being adjusted and next release will give us results close to actual module yield

Reflections on QC procedure so far

Closer look at test results within module E-summary:

 $[\]checkmark$ High yield

Low yield – Bad modules? QC criteria? Or measurement strategy?

Reflections on QC procedure so far

continues – fix in progress

Closer look at test results within module E-summary:

Low yield – Bad modules? QC criteria? **Or** measurement strategy? Example QC selection which surprised us: TUNING_TDAC_MEAN

TUNING_TDAC mean/sigma original criteria did not take into account change in TDAC slope

Example QC selection which surprised us: Analog ground 30

- This is difference between the ground of the FE-chip and the ground of the module. This value is subtracted from every measurement made through the voltage multiplexor when converting raw voltages into meaningful values.
- QC criteria: [0.15, 0.23] mV
- Analog ground 30 is sensitive to ground loops very useful in debugging grounding scheme in testing setups → still needs to be understood why
- Thanks to <u>Argonne</u>, <u>IRFU</u> and <u>INFN Bologna</u> for investigating this

We have identified several issues that we would like to understand before the module PRR.

- 1. linA/linD spread larger than expectations. Mis-calculated expectations? Or precision of multimeter?
- 2. Cooling large spread observed between temperatures measured in different positions on flex
- 3. Power up dependence on ramp-rate at different temperatures module feature of setup issue?
- 4. Low-power offset voltage saturation not taken into account in calculation of expectations
- 5. VDDD/A vs. trim saturation
- 6. "Core Column" issue see next talk from Lingxin

We are actively working on understanding these issues. Please push data to the PDB to help.

We have identified several issues that we would like to understand before the module PRR.

1. linA/linD spread larger than expectations. Mis-calculated expectations? Or precision of multimeter?

Modules tested in Japan:

Modules on PDB:

We have identified several issues that we would like to understand before the module PRR.

4. Low-power offset – voltage saturation not taken into account in calculation of expectations

Didn't take saturation of circuit into account when pushing V_{ofs} close to Vin (1.5 V) \rightarrow could explain observations. But need to confirm in triplets.

	Measurement	Measurement	Upload $+$			
Simple scans	(multimeter)	(calibrated ADC)	Analysis			
ADC Calibration	5 m	-	30 s	* Single module in setup at LBNL using DMM6500 multimeter		
Analog Readback	$35 \mathrm{~m}$	$18 \mathrm{~m}$	$30 \ s$			
SLDO VI	$21 \mathrm{m}$	$7 \mathrm{m}$	$30 \mathrm{s}$			
Vcal Calibration	$12 \mathrm{~m}$	4 m	$30 \ s$			
Injection capacitance	$2 \mathrm{m}$	$1 \mathrm{m}$	$30 \ s$			
Low power mode	$1 \mathrm{m}$	$1 \mathrm{m}$	$30 \mathrm{s}$	Advanced scans	Measurement	Upload + Analysis
Overvoltage protection	$1 \mathrm{m}$	$1 \mathrm{m}$	$30 \ s$	Minimum health test	10 m	2 m
Undershunt protection	$3 \mathrm{m}$	$2 \mathrm{m}$	$30 \mathrm{s}$	Tuning	$20 \mathrm{~m}$	$3 \mathrm{m}$
Data Transmission	1 m	$1 \mathrm{m}$	$30 \mathrm{s}$	Pixel failure analysis	$15 \mathrm{m}$	$3 \mathrm{m}$
Total	1h 21m	40 m	5 m	Total	45 m	8 m

Speed will become more of a priority as we move towards production.

Bottom line: electrical testing takes ~ 2h 20m with multimeter, ~1h 40m with calibrated ADC

Recommendation is still to use the **multimeter** to collect data. In future release we will switch to using the calibrated ADC. This opens the possibility for further time improvements by integrating QC-tests within YARR framework (but user-interface will remain the same).

We can also speed up QC procedure by:

- Parallelization
- Drop/slim tests if QC parameters don't change → need global analysis of more QC data first

٠

Goal of reporting in module QC:

- Are modules meeting our electrical expectations?
- Where can we slim / drop tests in QC procedure?
- Can correlations between different tests results tell us something about critically-failing modules?
 - ...

We are designing a framework to analyze QC data from the production database (PDB) and make reporting plots.

Crowd-source

Framework will work as follows:

1. Query **all** relevant information for pixel modules from the PDB

 \rightarrow slow (~ 30 minutes for 123 modules, w/o cache). Will happen once per week.

2. Save this information into a flat data structure (pandas dataframe)

 \rightarrow fast, but ideally will happen only once per week.

3. Perform analysis / make plots

 \rightarrow fast, performed on demand.

Converging on design now

See <u>reporting session</u> for more information

Work on analyzing QC data from production database has already begun – now we are combining efforts

Analysis of ring oscillator data:

Analysis of IV-scan data:

Kehang Bai, Christina Dorofeev (link)

Module QC in preproduction is going well – keep it up!

Community support / debugging is important – please keep reporting issues.

Our top priorities now are:

- 1. Converging on QC criteria that will reflect actual yield
- 2. Understanding several issues before PRR
- 3. Speeding up QC procedure
- 4. Developing reporting framework to help with all above points

Backup

Resources

Electrical QC Documentation:

- Module electrical QC document (<u>EDMS</u>, <u>Gitlab</u>)
- Module QC Stages and Tests
- Module Site Qualification
- Template for module QC qualification (11.1-11.3): <u>template</u>

Support:

- <u>Electrical testing meeting</u>: **Tuesdays, 5 pm CET**
- Follow regular updates from electrical QC in Module WG meeting: Thursdays, 4 pm CET
- The <u>Mattermost</u> Electrical Testing channel
- Make an <u>issue</u> on gitlab : report problems encountered during testing, helps keep discussions in the same thread if mattermost gets too hectic
- Above support is sufficient so far, however module QC group will setup "office hours" if needed

LoclaIDB useful links:

Local Database User Support mattermost

LocalDB documentation

LocalDB issue tracker

LocalDB demo videos

Development of tools

https://gitlab.cern.ch/atlas-itk/pixel/module

♦	≡ Q Search GitLab /	D1 11	1 ~ ⊠99+) ?• ~				
М	A atlas-itk > ••• > module						
3• ₽ 17 13	module Empirical Group ID: 34875 Leave group Recent activity Merge Requests created Issues created Members added Last 30 days 29 35 4						
	Subgroups and projects Shared projects Archived projects Q Sea > %• I ITkPix_preprod Image: Content of the second	rch	Updated ~ ↓= %• 0				
	> Se R rd53a_program ⊕		°•0 (Ĵ 2 & 1				
	Maintainer	★ 3	16 hours ago				
	Maintainer This project contains the code used to analyze the data from electrical testing of	★ 2	16 hours ago				
	M module QC database tools ⊕	★ 0	23 hours ago				
	🗇 I itkpix-electrical-qc 🕂	★ 2	1 day ago				
	Maintainer Mintainer this project contains the modules needed to write/read the data files used in the	★ 0	3 days ago				

So far we have received **positive and constructive feedback** – we encourage users to document their difficulties / questions in issues so we can develop in a transparent way

People can contribute! Get in touch with us if you want to help develop.

Follow technical discussion of tools at the <u>Electrical testing</u> <u>meeting</u> (Tuesdays, 5 pm CET) Requirements for data structure:

- Conceptually easy to understand (like a giant google form)
- Fast access to data (columnar operations)
- Compressed efficiently (columnar storage)

We have converged on using a flat pandas dataframe with 1 row / module containing all information for those module's stages and (grand)children.

Dataframe has passed stress tests with dummy information for 12,000 modules.

Eventually we will use QC data from pre-production to optimize QC procedure in production

We are not there yet. At the moment we want to collect data to:

- Adjust QC specifications
- Understand what is the module yield driver
- How frequently do we need to re-perform tests? Do chip parameters change? If so, why?

Failure	Scan type	Criteria
Digital Dead	Digital Scan	Occupancy<1% of injections
Digital Bad	Digital Scan	Occupancy $< 98\%$ or $> 102\%$ of injections
Analog Dead	Analog Scan	Occupancy<1% of injections
Analog Bad	Analog Scan	Occupancy $< 98\%$ or $> 102\%$ of injections
Tuning Bad	Threshold Scan	Pixel threshold - Mean threshold distribution $> 5 \times 40e^*$
High ENC	Threshold Scan	Mean pixel noise $< 200e$ (L0) or $< 300e$ (L1/L2)
Noisy	Noise Scan	Occupancy> 10^{-6} hits per BC
ToT Memory Failure	ToT Memory test	Occupancy $<100\%$ of injections

Table 10: Electrical pixel failure categories

From electrical QC document

Backup: Module yield

9/2023 10/2023 11/2023 12/2023 1/2024 2/2024 3/2024

Produced modules (Initial warm - UNDERSHUNT_PROTECT)

Produced modules (Initial warm - INJECTION_CAPACITANCE

Produced modules (Initial warm - VCAL_CALIBRATION)

- Put times with calibrated ADC

- We need to run with the multimeter at least once. In the future we will rely more on the ADC side. And then we can optimize further. You can actually fully parallelize them and accelerate them by quite a bit.

- We are reasonably close to ~ 1 hour without the need to drop scans.

- For preproduction all bets are off. we will run everything to get as much data as we can. For production, it would be good if the module coordinators could build a good understanding of what the requirements (in terms of timing). Every site has their own requirements. What if its an unreasonable time?

- Koji was saying we should only test once at the end. Theoretically this is fine as long as you are confident that parylene coating doesn't do anything. Also loading module into TC chamber takes time.

- Ask module coordinators - what are the bottle-necks at each site? Is it really electrical testing? In order to reach a certain rate, how many hours per day do we have? And then once we have that time we can divy up the time - like how much does visual inspection take?. You should be able to do it in a day. Overnight, ideally. Doing it in hours is bonkers. Even if testing was very fast, you would need to do so much to move modules around.

- There is a site qualification block called "rate" - look into this. Ask Richard and Jessica about this.

- I should mention open issues: https://docs.google.com/document/d/1sgnf9MSkElwevPjz9obWe5XSPE_Jv55zk5HKyhbvQps/edit - Issues that we want to understand before the PRR.
- AnaGnd30: This measurement won't make or break a module. It is just a curiosity that we don't fully understand in some setups, and it is related to ground loops.
- Check QC data with Japan data. Important for Vmux measurement and cooling data.
- Make it clear that we aren't just loosening the QC criteria willy nilly, and also the original QC selections are usually quite motivated.
- What about japanese temperature plot? We are trying to justify why we are being a pain in the ass with QC talks. Don't show the plot. But say that we have seen cases where don't make sense. And its due to sub-optimal setup. Is saverio's system qualification sufficient here?
- We didn't enforce the same setup across all sites, and therefore we do expect differences
- Power-up: likely setup issue with power supply.
- Push triplets under the carpet
- VDD saturation, not understood but its not really a show stopper because saturation is above 1.2V, what do we care?
- Apparently in wafer probing we run at 1.6 V. It's in serial powering mode, but we run at 1.6 V. At the module stage we run at 1.5 V