


Charge waveform digitization by counting pulses and charge neutralization

Yuan Mei

October 2023



Digitizing TPC charge waveform



Problem statement:




How to digitize charge waveform using minimal resources?

TPC charge waveform and Q-Pix RTD



$$\Delta Q = \int_0^{\text{RTD}} I(t) dt$$



Charge reset vs. charge replenishment (neutralization)



$$\Delta Q = \int_0^{\text{RTD}} I(t) dt$$



Tiny current control with NMOS in ASIC

TSMC180nm IO_NVT W/L=1.2/0.5 μm



Tiny current control with NMOS in ASIC


TSMC180nm IO_NVT W/L=1.2/0.5 μm




Deep sub-threshold operation
Transconductance

$$\frac{\partial I_{ds}}{\partial V_{gs}} = g_m = \frac{I_{ds}}{n \cdot k_B T / e}$$

4-terminal NMOS in chip + discrete OpAmp & CMP






- Input: V source + 1~10 GOhm
- Charge replenishment: single NMOS current source
- Level adjustment for NMOS current control
- Low leakage current (~pA level)





Demo with discrete OpAmp & CMP + NMOS in ASIC

- Charge (current) waveform: Signal generator [V] through $10 \times 100\text{M Ohm}$
- Charge replenishment: NMOS in ASIC, wire-bonded on PCB
- Level adjustment circuits for precise NMOS gate level control. NMOS in sub-threshold
- NMOS body voltage adjusted for V_{th} and leakage through B-S junction




Reset pulse shape and level control

- Gate voltage must be negative to precisely control I_{ds} at low level
- In a clock cycle, the gate is on 50% of the time to allow output settling
- Output bouncing largely mitigated by better decoupling of the comparator





Linearity

- Reset Pulse width=300ns High + 300ns Low
- Slope is the **charge** during each replenishment period: ΔQ
- $I = \Delta Q * f + I_o$, $\Delta Q = 0.46 \text{ fC}$, $I_o = 2.9 \text{ pA}$ (leakage current)






Q-Pix RTD waveform: Simulation vs. Real circuit

- Expected waveform as the simulation in arXiv:1809.10213
- Reset Pulse width is constant: 300ns High + 300ns Low
- $\Delta Q = 0.46 \text{ fC}$



How best to reconstruct the waveform?

Q-Pix front-end is a 1st-order Sigma-Delta modulator



RTD is a zero-suppression data reduction scheme





Figure 4: An example of delta-sigma modulation of 100 samples of one period of a sine wave. 1-bit samples (e.g., comparator output) overlaid with the sine wave. Logic high (e.g., V_{CC}) of the samples is represented by blue and logic low (e.g., $-V_{CC}$) is represented by white.

1st-order Sigma-Delta modulator




Laplace transform $s = \sigma + j\omega$

$$[in(s) - out_{total}(s)] \frac{1}{s} + noise(s) = out_{total}(s)$$

$$out_{total}(s) = out_{signal}(s) + out_{noise}(s)$$

$$\frac{out_{signal}(s)}{in(s)} = \frac{1}{s + 1}$$

$$\frac{out_{noise}(s)}{in(s)} = \frac{s}{s + 1}$$



1's and 0's are digital sample values at each time point
 Oversample the signal by a large factor N






Pulse Code modulation vs Sigma-Delta modulation


DSD

By SONY/PHILIPS
2.8224MHz clock
64x oversampled
(44.1kHz * 64 = 2.8224MHz)

Direct Stream Digital





Simulated and measured Sigma-Delta spectral response





Reconstruct waveform with low-pass filter (CIC)

RTD is a zero-suppression data reduction scheme



Parasitic capacitance at input

- Charge injection through the input parasitic capacitance (C_{in}) is **NOT** negligible
- C_{in} mainly comes from the 1G **input resistor**
- Using **square wave** to measure the C_{in}
- When $C_{in}=38fF$ ($C_f=0.1pF$) $V_{in}=2V_{pp}$, $V_{out}=760mV_{pp}$
- **Simulation** results:
 $V_{out}=750.5mV_{pp}$





Parasitic capacitance at input

- According to the **simulation** results, the **total** parasitic capacitor of **CSA's** input is:

$$C_s = 38\text{fF} * 2\text{V} / 3.73\text{mV} \approx 20\text{pF}$$

(Datasheet: typical input capacitance of LMP7721 is about 11pF)


(The good news is **C_s** will **NOT** affect the **final output** of the CSA)



Parasitic capacitance at input

- Test results:
- $C_f = 0.1\text{pF}$
- $V_{in} = 2\text{Vpp}$
- $V_{out} = 749.834\text{mVpp}$
- $\Rightarrow C_{in} \approx 38\text{fF}$

- Output signals and V_{out} value consistent with the simulations



Summary

- Demonstrated Q-Pix front-end with commercial discrete OpAmp and ASIC MOS transistors
- At the relevant current, voltage, and frequency* levels
- Fully match circuit simulation with measurement
- The only fidelity-compromising factor is the parasitic capacitance on injection resistor
- Q-Pix front-end in the charge replenishment configuration is a first-order Sigma-Delta modulator
- The noise shaping nature allows lower frequency (bitrate) operation at the same SNR after digital filter compared to naive RTD waveform reconstruction

