ITk Pixel DAQ using Optoboard-FELIX at LBNL

(Qualification project)

Angira Rastogi, Simone Pagan Griso, Timon Heim

Weekly Instrumentation meeting
Dec 9th, 2022




Outline

- Introduction
- Hardware specifications
- Driver, Firmware & Software
- Establishing communication
- Next steps

Introduction

- The HL-LHC is designed to operate at higher collision energy as well as instantaneous luminosity ~ 5x10³⁴ cm⁻²s⁻¹.
- To keep up with such rate of collisions, the ATLAS inner detector will be upgraded to be read out using the Front-End Link eXchange (FELIX) system.
- FELIX is a "data router", receiving packets from detector front-end (FE) electronics and sending them to programmable peers on a high bandwidth network.
- Thus, FELIX improves both the performance as well as maintenance of the full data acquisition (DAQ) chain.



Aim of the project

To set up a ITk Pixel Optoboard-FELIX test stand at LBNL


- For ATLAS TDAQ software-related developments.
- For a more realistic system testing or system-test like infrastructure e.g. for the Pixel Luminosity Ring (PLR).
- Validation of the base framework will be done with the conjunction of this set up with the FELIX test stand for Strips at LBNL.
- Using the optoboard-FELIX interface, reading out the full 8-quad module serial power (SP) chain.
- To test the scalability of the current setup like a realistic detector.

Pixel DAQ setup





- 1 FELIX card
- **2** Optical fibers
- 3 LpGBT pixel chip module








Schematic











FLX-712 card

- 16-lane Gen-3 PCIe card with 48 TX and RX optical links, with a FPGA on-board.
- Has 4 MiniPOD transmitters (TX) and 4 MiniPOD (RX) receivers, each with 12-channels.
 - TX channels have light, upon powering while RX channels receive light from optoboard.
- Two configurations possible: 24-channel (MTP24) and 48-channel (MTP48).
- At LBNL, we are using the 24-channel configuration via the MTP24 coupler.
 - TX channels: 1-12, RX channels: 13-24.

Note: The order of pin numbering is inverted in the

- FELIX firmware due to the MTP-couplers. Hence,
- Optical fibers 1→12 (TX) i.e. have light, appear on TX channels 11→0 in that order.
- Similarly, optical fibers 13→24 (RX) i.e. do not have light, appear on RX channels 11→0.




Figure B0.1 24ch configuration.

Felix Manual 4.2.4

11

					K	ey					
RXA12	RXA11	RXA10	RXA9	RXA8	RXA7	RXA6	RXA5	RXA4	RXA3	RXA2	RXA1
TXA12	TXA11	TXA10	TXA9	TXA8	TXA7	TXA6	TXA5	TXA4	TXA3	TXA2	TXA1


					K	ey					
RXC12	RXC11	RXC10	RXC9	RXC8	RXC7	RXC6	RXC5	RXC4	RXC3	RXC2	RXC1
TXC12	TXC11	TXC10	TXC9	TXC8	TXC7	TXC6	TXC5	TXC4	TXC3	TXC2	TXC1


Figure B0.3 24ch fibre mapping.

Optoboard v2.1

- Hosts the ASICs that perform the (de-)multiplexing and the electrical-optical (optical-electrical) conversion.
- The main components are:
 - Four Low power Gigabit Transceivers (LpGBT) chips, multiplexes the uplink data signals. The main LpGBT chip receives and de-multiplexes the downlink clock and commands and sends back to the detector. LpGBT manual.
 - **Four GBCR chips**, used to recover the uplink signal after the transmission over the twinax cables. GBCR manual.
 - A VTRx+ quad laser driver which converts the electrical uplink signal into an optical signal, and vice versa for the downlink signal. Specifications here.

VTRx* Function	Fibre Numbe			
RX	7			
TX1	6			
TX2	5			
TX3	4			
TX4	3			





LpGBT

- High speed bidirectional optical links, 2.56 Gb/s downlink (command, trigger) speed and 5.12 or 10.24 Gb/s uplink (data) speed.
- Connection of Mode[3:0] pins on the LpGBT chips decides the mode of operation of the LpGBT, and also the encoding format along with uplink speed.





Table 3.1: MODE pins decoding. MODE [3:0] Tx Data Rate Tx Encoding lpGBT Mode 4'b0000 5 Gbps FEC5 Off 4'b0001 5 Gbps FEC5 Simplex TX 4'b0010 5 Gbps FEC5 Simplex RX 4'b0011 FEC5 5 Gbps Transceiver 4'b0100 5 Gbps FEC12 Off 4'b0101 FEC12 5 Gbps Simplex TX 4'b0110 FEC12 5 Gbps Simplex RX 4'b0111 5 Gbps FEC12 Transceiver 4'b1000 10 Gbps FEC5 Off 4'b1001 10 Gbps FEC5 Simplex TX 4'b1010 10 Gbps FEC5 Simplex RX 4'b1011 10 Gbps FEC5 Transceiver 4'b1100 10 Gbps FEC12 4'b1101 10 Gbps FEC12 Simplex TX 4'b1110 FEC12 10 Gbps Simplex RX 4'b1111 FEC12 10 Gbps Transceiver



Manual

LpGBT...cont'd

Manual


14

• Each egroup can have up to four epaths (a.k.a. channels), depending on what data speed is selected.

Registers EPRX[0,1,2,3,4,5]DataRate = 3 (1.28 Gb/s)

• Downlink GBT data frame format: Fixed at 64 bits.

Registers EPTX[0,1,2,3]DataRate = 2 (160 Mb/s)



Data length = 32 bits Egroups = 4 (max. 8 bits)

TxRate	Data Rate	Data Rate	.1: ePortRx (upl Links per	Active	Frame-channel mapping
Gb/s	Select	Mb/s	group	Channels	
5.12	2'b00	0	0	none	{16'b0}
5.12	2'b01	160	4	0, 1, 2, 3	{chn3[3:0], chn2[3:0], chn1[3:0], chn0[3:0]}
5.12	2'b10	320	2	0, 2	{chn2[7:0], chn0[7:0]}
5.12	2'b11	640	1	0	{chn0[15:0]}
10.24	2'b00	0	0	none	{32'b0}
10.24	2'b01	320	4	0, 1, 2, 3	{chn3[7:0], chn2[7:0], chn1[7:0], chn0[7:0]}
10.24	2'b10	640	2	0, 2	{chn2[15:0], chn0[15:0]}
10.24	2'b11	1280	1	0	{chn0[31:0]}

Table 7.2: ePortTx (downlink) data rates


Data Rate Se-	Data	Rate	Links	per	Active	Chan-	Frame-chan	nel mapping	
lect	Mb/s		group		nels				
2'b00	0		0		none		{8'bx}		
2'b01	80		4		0, 1, 2,	3	{chn3[1:0],	chn2[1:0],	chn1[1:0],
							chn0[1:0]}		
2'b10	160		2		0, 2		{chn2[3:0], c	hn0[3:0]}	
2'b11	320		1		0		{chn0[7:0]}		

To summarize, at LBNL test stand:

- LpGBT is operated in FEC12 encoding mode, at uplink speed of 10.24 Gb/s.
- Encoding to be enabled for epath=0,2 for all egroups, and epath width = 4 bits (160 Mb/s downlink).
- Decoding to be enabled for epath=0 for all egroups, and epath width = 32 bits (1.28 Gb/s uplink).

Pin-mapping for polarity

Let's try to trace UPLINKo and DOWNLINK1...



Dec 9, 2022 Angira Rastogi SERRELY LAS

Pin-mapping for polarity

Let's try to trace UPLINKo and DOWNLINK1...

FELIX Link	Pixel chip (pin #)	Adapter board (pin #)	GBCR pin	LpGBT pin	
Up eLink (N)	GTX3_P (1) Uplinko_N (1)		ULo_P	EDINooP	
Up eLink (P)	GTX3_N (3)	Uplinko_P (3)	ULo_N	EDINOON	
Down eLink (N)	CMD_N (15)	Downlink1_N (15)	DL1_N	EDOUTooP	
Down eLink (P)	CMD_P (17)	Downlink1_P (17)	DL1_P	EDOUTOON	

- Polarity of uplink data from pixel chip is inverted in the FELIX firmware.
- Hence, at LBNL, we set EPRX[G][C]Invert to zero in the optoboard configuration (due to this adapter board), where G=egroup number and C=epath number. Finally, the uplink data polarity is inverted in the FELIX firmware.
- The downlink polarity from FELIX is inverted twice before reaching the pixel chip. Therefore, no change is required.

Angira Rastogi

Driver, Firmware & Software

• FELIX driver


- For ATLAS PhaseII upgrade, current recommended driver version is 4.9.1
- Using: tdaq_sw_for_Flx-4.9.0-2dkms.noarch
- List of available drivers here.

FELIX firmware

- Firmware bit files can be found here.
- Using: FLX712_PIXEL_4CH_CLKSELECT_GIT_phase2-master_FLX-2038_LPGBTalignmentFEC12_rm-5.0_2749_221101_11_29.bit
- Using Vivado 2022.1 to upload the firmware and program the memory (as described here).

FELIX software

- ATLAS TDAQ FELIX software, master branch with the git patch FLX-1613 (needs cvmfs, if not using precompiled binary software version.)
- Git repository: here, instructions in the README.



17

ATLAS

Driver, Firmware & Software


Additionally,

YARR software

- For performing readout from the chip module using NetIO library.
- Git branch: "devel_itkpix_felixNetio" here
- Changes w.r.t. "devel" branch: bypass register reading, slightly different reset procedure, and firmware-based trigger generation.

Optoboard software


- For configuring optoboard via the Felixcore server.
- Git branch: "reorganization" here. Instructions in the README file.
- Extra ICHandler library (from Ismet) to be added to FELIX software and recompile to be able to communicate with optoboard using Felixcore.



Initial setup

- Once the FELIX driver is successfully installed and is running, it would be able to see the connected FELIX cards (or devices).
- The correct version of the firmware flashed via Vivado tool can also be checked at the same time.

• Once the FELIX software is also installed, we can proceed to configuring the FELIX card to establish the link alignment with the main GBT from Optoboard.



FELIX configuration

- Setting up the FELIX software environment (reg map 5.0, LCG 101 from cvmfs, python env).
- Starting the GBT links on the FELIX firmware to receive light signal from the optoboard.
- Enabling the proper egroup & epath structure, and also setting their encoding and decoding.
- Inverting the polarity of each GBT link (or fiber channels) from the LpGBT.
- Setting up the FEC12 encoding to select the data rate speed.

After this, the alignment should be present between FELIX and main LpGBT chip of the optoboard.

source setup.sh

flx-init -c o

source encoding_decoding.sh o

fgpolarity -c o -r set

flx-config set LPGBT_FEC=oxF

Optoboard configuration

• Once the alignment is present with the main LpGBT, we can configure all the other LpGBT chips and GBCR chips and the VTRx+ (will have light on all four TX fibers).

Start the Felixcore server:


./x86 64-centos7-gcc11-opt/felixcore/felixcore -d 0 --data-interface lo --toflx-tlp 64 -v -p 12350 -r 12340 -P 12330 -w 8080

Configure the optoboard: config

python -i InitOpto.py -config_path "configs/optoboard_lpgbtv1_gbcr2_vtrxv1_3_default.json" -optoboard_serial "00000000" -vtrx_v "1.3" - FELIXFOLDER "/path/to/software/" -YARRFOLDER "/path/to/YARR" -configure 1

Optoboard configuration

• Once the alignment is present with the main LpGBT, we can configure all the other LpGBT chips and GBCR chips and the VTRx+ (will have light on all four TX fibers).



```
2022-12-08 10:08:07,198 - INFO - Initialising config from configs/optoboard lpgbtv1 gbcr2 vtrxv1 3 default.json
2022-12-08 10:08:07,199 - INFO - Comm wrapper object initialised!
2022-12-08 10:08:07,199 - INFO - Logger level at INFO
2022-12-08 10:08:07,199 - INFO - component: OrderedDict([('optoboard v', 2), ('lpgbt v', 1), ('lpgbt master add
'gbcr2', 1), ('gbcr3', 1), ('gbcr4', 1), ('efused', 0), ('I2C master<sup>'</sup>, 0)])
2022-12-08 10:08:07,200 - INFO - lpgbt1 object initialised!
2022-12-08 10:08:07,200 - INFO - lpgbt2 object initialised!
2022-12-08 10:08:07,200 - INFO - lpgbt3 object initialised!
2022-12-08 10:08:07.200 - INFO - lpgbt4 object initialised
2022-12-08 10:08:07.200 - INFO -
                                gbcrl object initialised!
2022-12-08 10:08:07.200 - INFO -
                                gbcr2 object initialised!
2022-12-08 10:08:07,201 - INFO - gbcr3 object initialised!
2022-12-08 10:08:07,201 - INFO - gbcr4 object initialised!
2022-12-08 10:08:07,201 - INFO - vtrx object initialised!
2022-12-08 10:08:07.201 - INFO - Optoboard object initialised!
2022-12-08 10:08:07,201 - INFO - The optoboard object 'opto' is now available!
2022-12-08 10:08:07,201 - INFO - The felix object 'Felix' is now available!
2022-12-08 10:08:07.208 - INFO - The felix object 'Yarr' is now available!
2022-12-08 10:08:07.208 - INFO - Starting configuration of the board
2022-12-08 10:08:09,354 - INFO - Configuring I2C controller settings on I2C master 0 and reset..
2022-12-08 10:08:09,369 - INFO - Reset the I2C master: generating a pulse 0->1->0 on bit RSTI2CM0
2022-12-08 10:08:09.419 - INFO - I2C controller 0 settings done
2022-12-08 10:08:09,423 - INFO - lpgbt1 status is READY
2022-12-08 10:08:09,423 - INFO - Configuring lpgbt2..
2022-12-08 10:08:19.393 - INFO - lpgbt2 status is READY
2022-12-08 10:08:19.394 - INFO - Configuring lpgbt3...
2022-12-08 10:08:29,334 - INFO - lpgbt3 status is READ
                                                           Optoboard fully configured.
2022-12-08 10:08:39,241 - INFO - lpgbt4 status is READY
2022-12-08 10:08:39.242 - INFO - Configuring abcrl...
2022-12-08 10:08:40,084 - INFO - Configuring abcr2...
2022-12-08 10:08:40,918 - INFO - Configuring gbcr3...
2022-12-08 10:08:41,747 - INFO - Configuring gbcr4...
2022-12-08 10:08:42,582 - INFO - Configuring vtrx...
2022-12-08 10:08:42.582 - INFO - Using VTRx+ guad laser driver v1.3, enabling all TX fibre channels.
```

For the optoboard channel 1.25 V, current changes to ~1.34 A.

We are all set to talk with the pixel chip...


Pixel chip configuration

- Tx and Rx port numbers correspond to the egroup-epath structure of the GBT link (fiber channels), and can be found out using the felink command.
 - For ex, "felink -d o -G o -g o -p o" returns the correct eLink number (HEX, convert to decimal) to be used in the connectivity config.
- At LBNL, using port J5 on adapter board (i.e. UPLINKO, DOWNLINK1), Tx = 0 and Rx = 0.

CdrClkSel = 0 (to select clock speed of 1.28 Gb/s, for both RD53A & ITkPix).


DataMergeMUXOut (o/1/2/3) = o (duplicating data from chip on all the lanes).

AuroraActiveLanes = 1 (reading out only one lane).



Chip successfully configured!


Spy card for the Pixel chip



- Created at LBNL, plenty available if interested.
- Helps in tapping at the command and data lanes directly from the chip (no probe pins on the SCC).
- Can be very useful for debugging signals.
- Polarity of the data lanes is inverted between the two DP ports.
- Hence, needs to be taken care of, especially when running a YARR scan.

FELIX command idles for the pixel firmware also seen.

Running a digital scan...



- Running the scans has been a bit unreliable, often some data from the chip is lost. Felixcore server also crashes unexpectedly.
- Results of the digital scan with step size = 4 (16 mask stages) seems sensible.
- However, for digital scan with step size = 1 (64 mask stages) has interesting pattern, probably some data from the chip is missing.

- Changed the firmware-based trigger to software-based in RD53bTriggerLoop.
- Added wait time of 5 seconds in the NetioTxCore library, to introduce latency.
- Trigger frequency = 100 and trigger count = 100.

Summary


- A working setup for the ITk pixel DAQ using optoboard-FELIX interface is in place!
- We are able to run digital scans successfully, though a bit unreliable and also has some data losses at the moment.
- Next, we will switch to a pixel quad module, and repeat the exercise.
- Ultimately. We want to scale up the system to use the 8-pixel quad module SP-chain.
 - Need another optoboard for that, and also design a new PCB for the adapter board connection.
- Some low priority firmware upgrades also needed, will be done in due time.

Backup



Approach

- Have a working set up using the vanilla recipes for the FELIX firmware and software, and for the optoboard.
- Resources:
 - RD53A readout with FELIX and VLDB+, Marco Trovato et al CDS link
 - Initial setup instructions for RD53A readout with FELIX and Optoboard, Ismet Siral CERNbox
 - More recently, ITkPix v1.0 readout with Optoboard (different breakout & adapter board) and FELIX, Daniele Dal Santo Slides
 - EDMS documents, for more detailed specifications.
- For technical issues, using the thread on JIRA ticket FLX-2032 and also the mattermost "BERN-Optoboard" channel.



Dec 9, 2022