



YARR PCIe Firmware optimisation


YARR




Testbeam, laboratory and calibrations :




FPGA




Wishbone bus




Firmware architecture




Data flow




Data flow




Data flow



Data flow




Memory allocation




Data flow


The CPU send the start signal and the address of the first item to the core



Data flow



Data flow



Issues

- Important delay between the request of the next item by the FPGA and its reception. Solution -> Request the whole list addresses at once and store them
- Wishbone bus cannot go higher than 160Mhz without having timing issues. Solution -> Figure out what's wrong and fix it

Goals of my project

- Analysis of the bottlenecks
- Improvement of the readout speed
- Documentation of the system

Questions ?

