



Curved, free standing MAPS...



... and fast timing

Giacomo Contin (Università and INFN Trieste)


Brown Bag Instrumentation Seminar – LBL – March 17th, 2021

- A free-standing detector based on curved silicon
 - The idea behind ALICE ITS3
 - Bent silicon performance
 - R&D highlights
- Timing with silicon
 - LGAD, SPAD/SiPM, FD-MAPS
 - Characterization campaign towards a 20 ps resolution

Includes material and help from: M. Suljic (CERN), M. Mager (CERN), G. Giacomini (BNL), L. Pancheri (UniTN - INFN), F. Carnesecchi (UniBO – INFN), R. Preghenella (UniBO – INFN), C. Gargiulo (CERN), I. Tymchuk (LTU) and many others


Evolution of the ALICE ITS

2009-2019
ALICE ITS-1




Readout rate: 1 kHz
Thickness of first layer: $1.14\%X_0$

2021+
ALICE ITS-2



Integration time: $<20 \mu\text{s}$
Thickness IB layer: $0.35\%X_0$


2026+
ALICE ITS-3




Innermost layer: at $R = 18 \text{ mm}$
Thickness of each layer: $0.05\%X_0$

- Constant search for a thinner and simpler geometry...

Pictures of ITS2 installation from yesterday!




ITS2 Top Outer Barrel flying towards the ALICE magnet




ITS2 Top Outer Barrel installed in the final location

ITS3 detector layout

replace



by



in LS3

key improvements:

- ▶ closer to beam pipe: 23 → 18 mm
- ▶ less material: 0.3 → ~0.03 % X_0

main benefit:


- ▶ better tracking performance
- ▶ especially at low p_T

based on:

- ▶ wafer-scale (up to ~28x10 cm),
 - ▶ ultra-thin (20-40 μm),
 - ▶ bent ($R=18, 24, 30$ mm)
- Si sensors (MAPS)**

ITS3 projected performance


pointing resolution



[ALICE-PUBLIC-2018-013]


improvement of factor 2 over all momenta

tracking efficiency




large improvement for low transverse momenta

Material budget




- Observations:
- Si makes only 1/7-th of total material budget
 - Non-uniformity due to support, cooling & overlaps

Material budget



- ▶ Observations:
 - Si makes only 1/7-th of total material budget
 - Non-uniformity due to support, cooling & overlaps
- ▶ Removal of water cooling:
 - If **power consumption** $< 20 \text{ mW/cm}^2$


Material budget



- ▶ Observations:
 - Si makes only 1/7-th of total material budget
 - Non-uniformity due to support, cooling & overlaps

- ▶ Removal of water cooling:
 - If **power consumption** < 20 mW/cm²

Material budget




- ▶ Observations:
 - Si makes only 1/7-th of total material budget
 - Non-uniformity due to support, cooling & overlaps

- ▶ Removal of water cooling:
 - If **power consumption** < 20 mW/cm²

- ▶ Removal of the circuit board for power & data:
 - If **integrated on chip**

Material budget




- ▶ Observations:
 - Si makes only 1/7-th of total material budget
 - Non-uniformity due to support, cooling & overlaps

- ▶ Removal of water cooling:
 - If **power consumption** $< 20 \text{ mW/cm}^2$

- ▶ Removal of the circuit board for power & data:
 - If **integrated on chip**

Material budget




- ▶ Observations:
 - Si makes only 1/7-th of total material budget
 - Non-uniformity due to support, cooling & overlaps

- ▶ Removal of water cooling:
 - If **power consumption** < 20 mW/cm²

- ▶ Removal of the circuit board for power & data:
 - If **integrated on chip**

- ▶ Removal of mechanical support:
 - **Self-supporting arched structure**

Material budget




- ▶ Observations:
 - Si makes only 1/7-th of total material budget
 - Non-uniformity due to support, cooling & overlaps

- ▶ Removal of water cooling:
 - If **power consumption** < 20 mW/cm²


- ▶ Removal of the circuit board for power & data:
 - If **integrated on chip**

- ▶ Removal of mechanical support:
 - **Self-supporting arched structure**


A dream: just silicon




A dream: just silicon - Curved



- Bending Si wafers + circuits is possible and has been tried!



A dream: just silicon - Curved



Silicon Genesis: 20 micron thick wafer

- Bending Si wafers + circuits is possible and has been tried!


- Radii much smaller than needed have been achieved

- We need to thin it down to $< 50 \mu\text{m}$

Die type	Front/back side	Ground/polished/plasma	Bumps	Die thickness (μm)	CDS (MPa)	Weibull modulus	MDS (MPa)	r_{min} (mm)
Blank	Front	Ground	No	15–20	1263	7.42	691	2.46
Blank	Back	Ground	No	15–20	575	5.48	221	7.72
IZM28	Front	Ground	Yes	15–20	1032	9.44	636	2.70
IZM28	Back	Ground	Yes	15–20	494	2.04	52	32.7
Blank	Back	Polished	No	25–35	1044	4.17	334	7.72
IZM28	Back	Polished	Yes	25–35	482	2.98	107	24.3
Blank	Back	Plasma	Yes	18–22	2340	12.6	679	2.50
IZM28	Front	Plasma	Yes	18–22	1207	2.64	833	2.05
IZM28	Back	Plasma	Yes	18–22	2439	3.74	362	4.72

D.A. van den Ende et al., Microelectronics Reliability, vol. 54, pp. 2860-2870, 2014
<https://dx.doi.org/10.1016/j.microrel.2014.07.125>

giacoma.contin@ts.infn.it - LBL Brown Bag



Chipworks: 30 μm -thick RF-SOI CMOS


A dream: just silicon -

Wafer-scale chip




- ▶ Chip size is traditionally limited by CMOS manufacturing (“reticle size”)
 - typical sizes of few cm²
 - modules are tiled with chips connected to a flexible printed circuit board


Principle of photolithography




200 mm ALPIDE prototype wafer



Stave design



FPC + chips




A dream: just silicon -

Wafer-scale chip




- ▶ Chip size is traditionally limited by CMOS manufacturing (“reticle size”)
 - typical sizes of few cm²
 - modules are tiled with chips connected to a flexible printed circuit board

Principle of photolithography




200 mm ALPIDE prototype wafer



- ▶ New option: stitching, i.e. aligned exposures of a reticle to produce larger circuits
 - actively used in industry
 - requires dedicated chip design


Wafer-scale sensor




A dream: just silicon - 12" Wafer-scale chip

- ▶ Chip size is traditionally limited by CMOS manufacturing (“reticle size”)
 - typical sizes of few cm²
 - modules are tiled with chips connected to a flexible printed circuit board

Principle of photolithography




200 mm ALPIDE prototype wafer




- ▶ New option: stitching, i.e. aligned exposures of a reticle to produce larger circuits
 - actively used in industry
 - requires dedicated chip design
- ▶ Need to switch to TowerJazz 65 nm CMOS process $\varnothing = 300\text{mm}$
 - ITS2/ALPIDE: TowerJazz 180 nm only available on $\varnothing = 200\text{mm}$

Wafer-scale sensor




Wafer-scale chip: possible architecture



- ▶ Baseline: ALPIDE architecture - double column priority encoders.
- ▶ Two building blocks: **periphery** + **pixel matrix** - repeated N times in vertical direction

Wafer-scale chip: possible architecture




- ▶ Baseline: ALPIDE architecture - double column priority encoders.
- ▶ Two building blocks: **periphery** + **pixel matrix** - repeated N times in vertical direction


TowerJazz 65 nm process exploration

- ▶ TowerJazz 65 nm ISC technology
 - 2D stitching experience
 - 12" wafers (vs 8" mm in 180 nm)
 - Smaller feature size → smaller pixels
- ▶ First submission containing test structures
 - Transistor test structures
 - Small pixel matrices: 4x4 pixels, parallel output
 - "Large" pixel matrices: 64x32 pixels, rolling shutter
 - Bandgap, PLL, LVDS receiver prototypes
- ▶ MLR1 Submitted in Dec '20 – Expected back in May '21


Transistor test structure



Pixel test structure



ITS3 Project timeline



MLR: multiple layer per reticle, ER: engineering run, BM: breadboard module, EM: engineering module, QM: qualification module, FM: final module

<6 months for MLR1 test system

~1 year to prepare the next test system

~2 years for the "final" test system

Testing!




Sensor (submissions)

Thinning Bending

Mechanics Cooling

Beampipe



MLR: multiple layer per reticle, ER: engineering run, BM: breadboard module, EM: engineering module, QM: qualification module, FM: final module



Testing of MLR1 pixel matrices

In 6 months and for ~1 year



- ▶ Short time to prepare the test system and short usage time
→ avoid custom solutions
- ▶ Provide feedback for ER1 quickly → distribute the characterisation workload
- ▶ **Solutions:** a “proximity board” (+ potentially “carrier card”) +
 - Existing test system, or
 - General purpose components (oscilloscopes, dev boards...)
- ▶ **To keep in mind:**
 - Testbeams, bending tests, irradiation, yield...
 - >100 chips on “carrier card”/“proximity boards” & ~20 test systems
A large variety of samples to test in a very short time!


Curved silicon: does it even work?



Curved silicon: does it even work?

We started from what we had available:








How to bend a 50 μm thick ALPIDE? - 1

- **Along the short side**

- Bending affects pixel matrix only
- Bonding area is glued: flat and secured
- Variable curvature (down to 1 cm radius)









How to bend a 50 μm thick ALPIDE? - 1

- **Along the short side**

- Bending affects pixel matrix only
- Bonding area is glued: flat and secured
- Variable curvature (down to 1 cm radius)





Single chip
DAQ board






Bent chip electrical tests

- Laboratory tests to characterize bent ALPIDEs in terms of thresholds and fake-hit rate
 - different set-ups are tried
 - experience on handling is gained
- The curvature effect is not noticeable on:
 - pixel thresholds, FHR, pixel responsiveness
 - tested down to below nominal bending radius
- Multiple chips successfully installed and tested in lab, 2 of them sent to DESY for testbeam



Bent chip in ALPIDE-based beam telescope




Mar '20 Testbeam analysis: residuals




Mean of the residuals:

- ▶ Column direction - invariant to rotation around column axis
- ▶ Row direction - compatible with cylindrical geometry model up to $35\ \mu\text{m}$



Column Residual


Row Residual



RMS of the residuals:

- ▶ Higher where chip is glued to carrier card due to scattering
- ▶ Row direction - increases with the incident angle of the beam




Mar '20 Testbeam analysis: detection inefficiency




- ▶ Below a threshold of 100 e^- , inefficiency is generally lower than 10^{-4}
- ▶ Above 100 e^- , the inefficiency increases with decreasing beam incident angle (increasing row number)

Mar '20 Testbeam analysis: detection inefficiency

► Curvature measurements




- Below a threshold of 100 e^- , inefficiency is generally lower than 10^{-4}
- Above 100 e^- , the inefficiency increases with decreasing beam incident angle (increasing row number)




How to bend a 50 μm thick ALPIDE? - 2

- **Along the long side**

- Affecting matrix and periphery
- Stretches the CMOS circuitry
- Completely glued onto support
- Fixed curvature (1.8 cm radius)




- Needs a custom setup to interconnect the curved chip after bending



How to bend a 50 μm thick ALPIDE? - 2



• Along the long side

- Affecting matrix and periphery
- Stretches the CMOS circuitry
- Completely glued onto support
- Fixed curvature (1.8 cm radius)





- Needs a custom setup to interconnect the curved chip after bending
- I-V and response immediately checked after interconnecting the chip: works

DAQ board / Power Supply



- >10 chips successfully bent and tested.
- Handling is delicate but feasible


Aug '20 Testbeam



Aug '20 Testbeam






Online monitoring
Correlation bent chip – reference plane




- Analysis ongoing

hitmap




2021 Testbeam plans






Several Testbeams planned for:

- μ ITS3 (6 bent chips, various radii)
- Different interconnection technologies
- New MLR1 test structures
- Large-area ALPIDE-based Superchip



Moving to a larger size: ALPIDE Super-chip

- Idea: cut out large “super chips” from a wafer (140x60 mm²)
- Matching the size of 1/2 ITS3 half-layer
- 9 x 2 chips to interconnect, power and test
- Thinned down to 30-40 μm




Wire-bonding based interconnections for the first 2 chips

- Toward the final chip configuration: only end-of-chip

@UniBA - PoliBA - INFN


Bent silicon interconnections: wire-bonding

- **Wire-bonding** after bending



Bent ALPIDE, wire-bonded to bendable FPC, connected to interface card



Bent ALPIDE, wire-bonded



- **Bending after wire-bonding** (reversible)

- Useful for validating the mechanical stability
- Bent around a cylinder and reverted flat
- Satisfactory pull-test after multiple bending
- Chip still alive and communicating




@IPHC



Bent silicon interconnections: SpTAB

- **Bending after SpTAB bonding**
 - Easily allows for bending in different directions
 - Doesn't need mechanical support


ALPIDE, SpTAB bonded to microcable







- ALPIDE Super-chip SpTAB bonding is under development

@LTU-Bergen-USN

CRALPIDE Wafer Map




Towards the Engineering Module



- Half Layer Sensor wrapped around the vacuum chuck
- Held in position by vacuum + mylar layer
 - At the moment the vacuum is not enough to hold 50um large chip

EM: Engineering Model 1


- Feasibility studies: carbon foam wedges placed and glued on silicon and on exoskeleton



Dummy Silicon Half Layer Sensor
280mmx93.2mmx40 μm


Carbon foam wedge: ERG Duocel
[0.06 kg/dm³]
Carbon fleece
[8g/m²]

Araldite 2011



Cooling


ALPIDE - the MAPS for the ITS2



- ▶ Air cooling possible as from $\sim 20 \text{ mW/cm}^2$
- ▶ ALPIDE already close: $\sim 40 \text{ mW/cm}^2$

Cooling



ALPIDE - the MAPS for the ITS2



- ▶ Air cooling possible from $\sim 20 \text{ mW/cm}^2$
- ▶ ALPIDE already close: $\sim 40 \text{ mW/cm}^2$
- ▶ actually largely sufficient if periphery outside fiducial volume



Breadboard Model: dummy HLS with glued heaters

- Dissipated heat simulated by Foil heaters for thermal test




Where do we stand with material budget?

ITS2, layer 0



ITS3, layer 0



This is very reassuring and now also input to our MC!

- A free-standing detector based on curved silicon
 - The idea behind ALICE ITS3
 - Bent silicon performance
 - R&D highlights
- **Timing with silicon**
 - LGAD, SPAD/SiPM, FD-MAPS
 - Characterization campaign towards a 20 ps resolution

Includes material and help from: M. Suljic (CERN), M. Mager (CERN), G. Giacomini (BNL), L. Pancheri (UniTN - INFN), F. Carnesecchi (UniBO – INFN), R. Preghenella (UniBO – INFN), C. Gargiulo (CERN), and many others ...

Fast timing silicon detectors in Trieste

(and in the ALICE community)



R&D activities in Trieste started from concurring motivations:

- **Scientific interest** within the local group for this new silicon application
- Availability of new **AC-LGAD prototype** samples (from BNL)
- **Experimental push** from the ``ALICE community and beyond``
- **Growing interest** in other fields (medical applications, industry, ...)

Goal: build up experience on timing sensor characterization


- Early definition of activity plan – open to suggestions for path forward



ALICE3 Experiment for Post-LS4 LHC

"All"-silicon apparatus



- Central/forward tracking
 - ~10 layers based on MAPS
- Particle identification
 - Time-of-flight layers in the central barrel based on **silicon timing sensors**
 - Pre-shower detector based on dense material and MAPS



Specifications for TOF layers:



- outer layer, currently at ~1.0 m
- inner layer, currently at ~20 cm
- radii to be tuned for continuous PID performance (e/π)
- **20 ps resolution**

TOF performance simulations



additional TOF layer at 20 cm allows extended electron ID down to $p_T \sim 20$ MeV/c with $B = 0.5 T$

TOF layer cell size Vs fake match probability



TOF layer at R = 22 cm
after tracking layer at R = 20 cm



From simulation studies:

Inner TOF layer (22 cm)

- 1 cm pixel pitch is too big
- 1 mm pixel pitch fake match probability < 1%



R. Preghenella – INFN Bo

TOF layer cell size Vs fake match probability



TOF layer at R = 22 cm
after tracking layer at R = 20 cm

TOF layer at R = 102 cm
after tracking layer at R = 100 cm



From simulation studies:

Inner TOF layer (22 cm)

- 1 cm pixel pitch is too big
- 1 mm pixel pitch fake match probability < 1%

Outer TOF layer (102 cm)

- pixel pitches smaller than 1 mm are not needed, negligible contribution from tracking resolution


R. Preghenella – INFN Bo

Large menu of silicon timing technologies

Setting up a characterization campaign to answer some questions:


(AC-)LGAD

- Can it provide an acceptable segmentation?




SPAD/SiPM

- How does it perform with particles?





Pixel sensors (in parallel)



FD-MAPS

- Could we use it for 4D-tracking?

BNL AC-LGAD







Potentially achieve:

- 100% Fill Factor
- High spatial resolution with 200 μm pitch
- Fast timing information at a per-pixel level

G. Giacomini @BNL Instrumentation Div.

(AC-)LGAD measurements campaign


- Static characterization
- Fast amplification + waveform an.
 - β irradiation
 - Optical pulsing
 - Laser scan
- Compare flavors
 - Diode
 - LGAD
 - AC-LGAD
- Multi-channel board
 - AC-LGAD performance



Off-the-shelf SiPM with cosmic rays

- Hamamatsu SiPM @Bologna


HPK S13360-3050VE	
Area	3x3 mm ²
Number of pixels	3584
Gain (at 56 V)	1.7 · 10 ⁶
Pixel pitch	50x50 μm ²
Fill Factor	74%




Preliminary results:

$\sigma_{\text{measured}} \sim 120 \text{ ps @58V}$

Working on electronics noise evaluation and “cross-talk” effects



Cosmic ray telescope setup





Front-end electronic: cividec (~100 amplification)
Readout: oscilloscope

F. Camesecchi – INFN Bo


$$\sigma_{\text{measured}} = \sigma_{\text{intrinsic}} \otimes \text{electronics noise jitter} \left(\frac{V_{\text{noise}}}{dV/dt_{\text{@threshold}}} \right) \otimes \text{acquisition jitter}$$

SPAD prototypes with particle beams

- TowerJazz SPAD prototypes @CERN
- Included in custom made interface boards
- Ready to join the next ITS3 Testbeams
 - Electrons at DESY
 - Pions at CERN PS + SPS



Alpide-based telescope




M. Mager – CERN



Fully depleted MAPS

ARCADIA monolithic sensors @Trento

- Fully depleted substrate: charge collection by drift
- **Process validated** on 100 – 300 μm thick substrates, 25 and 50 μm pitch
- **New test structures** with **10 μm pitch on 50 μm substrate** optimized for timing have been designed. Expected delivery: April/May 2021



L. Pancheri, INFN Trento & UniTN
(IEEE Tran. Electron Dev., Vol. 67, No. 6, 2020)




- Signal with IR pulsed laser (1060nm, < 100ps PW) on pixel test structures with 50 μm pitch on 300 μm substrate
- Measurements with sources and beam to be extended the new test structures

Sensor availability for the testing campaign


Sensors currently available:

- **SiPMs** from **HPK**: S12572-050P, S13360-3050VE
- **LGADs** from **HPK**, **FBK** and **BNL** (and reference standard diodes):
50 μm , 1x1 mm², 1x3 mm², 2x2 mm², 3x3 mm²
- **AC-LGADs** from **BNL**: 50 μm , 2x2 mm²
- **Pixel sensor** test structures (from the [SEED](#) project) with
100 μm and 300 μm thickness, 25 μm pitch



Foreseen for March:

- **SiPM, SPADs** from **FBK**: various sizes (15-30 μm) and shapes



Later (early Summer):

- **Pixel sensor** test structures (from the [ARCADIA](#) project) with 50 μm thickness, 10 μm pitch

Conclusions

- A year of R&D for the ALICE ITS3 produced exciting results
- A truly-cylindrical detector based of curved silicon seems possible
- The ITS3 is a baseline for future detectors such as the EIC Experiments and ALICE3 @LHC




- It is also a good moment to push the R&D on timing silicon sensors and try to include these technologies in such experiments

Thank you for your attention...

Thinning and bending of single ALPIDEs


- Silicon Deep Reactive Ion Etching (DRIE) of ALPIDE

- Thinned down to 20-30-50-56 μm
- Cantilever bending test to breakage
 - 3&4 points test hard to apply on thin small area chips



Thickness	Force at break [cN]		
20um	14.8	11.45	16.92
30um	35.95	29.25	35.07
50um	56.04	65.03	124.24
56um	110.5	129.35	

Change in Alptide (LTU & IPHC A8, A4, B3 & B2) current (Ia & Id) vs bending (long axis) induced Strain



Strain (%) $\epsilon = 100\% * 50 \mu\text{m} / r = 5 / r$ (mm)