


MAPS-based tracking detectors for collider experiments

Nicole Apadula

Brown Bag Instrumentation Seminar

April 23, 2024

MAPS: state-of-the-art detectors




- **Pros:**

- Good spatial resolution
- Low material budget
- Low power consumption
- High efficiency


- **Limits:**

- **Standard process:** sensitive epitaxial layer not depleted → slow response, integration time $> 2 \mu\text{s}$
- Limited radiation hardness



Monolithic Active Pixel Sensors



MAPS: Current




ALICE ITS2




sPHENIX MVTX

MAPS: Upcoming




**ALICE ITS3
(2029)**

**ePIC SVT
(2032)**



**ALICE 3
(2035)**





MAPS: ALPIDE

- CMOS Pixel Sensor – Tower Semiconductor 180nm


- ALPIDE Key Features

- **In-pixel:** Amplification, Discrimination, multi-event buffer
- **In-matrix zero suppression:** priority encoding
- **Low power:** < 50 mW/cm² (<140mW full chip)
- **Detection efficiency** > 99%
- **Spatial Resolution** ~5 μm
- **Low fake-hit rate:** << 10⁻⁶/pixel/event (10⁻⁸/pixel/event measured in data taking)
- **Radiation tolerance:** > 270 krad (TID), 1.7 10¹³ 1 MeV/neq (NIEL)





ALICE ITS2

Installed 2020



64 staves built & delivered by LBNL






ITS2: 7 layers
~10 m² Si
 Built at 11 sites over
 2+ years


~72000 chips (65% yield)
 ~2600 modules (85% yield)
 ~280 staves (95% yield)

ITS2 in LHC Run 3

- Online tracking quick data QA
- Good quality of **angular distribution of tracks**




- **Online physics performance QA:** Λ invariant mass peaks from ITS2 standalone tracks
- First **charm meson** measurements with Run 3 pp data (13 TeV)



What comes next?


ITS3: Thinner & closer to the beam pipe

ITS3 Detector Layout



Replace during LS3

with



Improve pointing resolution

- Closer to the beam pipe: 23 mm \rightarrow 18 mm

Better tracking resolution (especially at low p_T)



- Less material: 0.3% $X_0 \rightarrow \sim 0.05\% X_0$



MAPS sensors

- Wafer-scale (up to $\sim 28 \times 10$ cm)
- Ultra-thin (20 – 40 μm)
- Bent ($R = 18, 24, 30$ mm)

Improvement with ITS3 over ITS2




ALICE-PUBLIC-2018-013

Pointing Resolution 2x better


Improved tracking efficiency for low p_T

How? → Reduce Material Budget




- Observations:
 - Silicon makes up ~15% of total material
 - Irregularities due to support, cooling, & overlap

How? → Reduce Material Budget




- Observations:
 - Silicon makes up ~15% of total material
 - Irregularities due to support, cooling, & overlap
- Remove water cooling
 - If power consumption low enough

How? → Reduce Material Budget




- Observations:
 - Silicon makes up ~15% of total material
 - Irregularities due to support, cooling, & overlap
- Remove water cooling
 - If power consumption low enough
- Remove circuit board for power & data
 - If integrated on chip

How? → Reduce Material Budget



- Observations:
 - Silicon makes up ~15% of total material
 - Irregularities due to support, cooling, & overlap
- Remove water cooling
 - If power consumption low enough
- Remove circuit board for power & data
 - If integrated on chip
- Remove mechanical support
 - Self-supporting arched structure from rolling Si wafers

Thinning & Bending Silicon







- Below 50 μm , Si wafers become flexible, “paper-like”
- Bending Si wafers + circuits is possible & has been tried
 - Radii much smaller than needed have been achieved

Die type	Front/back side	Ground/polished/plasma	Bumps	Die thickness (μm)	CDS (MPa)	Weibull modulus	MDS (MPa)	r_{min} (mm)
Blank	Front	Ground	No	15–20	1263	7.42	691	2.46
Blank	Back	Ground	No	15–20	575	5.48	221	7.72
I2M28	Front	Ground	Yes	15–20	1032	9.44	636	2.70
I2M28	Back	Ground	Yes	15–20	494	2.04	52	32.7
Blank	Back	Polished	No	25–35	1044	4.17	334	7.72
I2M28	Back	Polished	Yes	25–35	482	2.98	107	24.3
Blank	Back	Plasma	Yes	18–22	2340	12.6	679	2.50
I2M28	Front	Plasma	Yes	18–22	1207	2.64	833	2.05
I2M28	Back	Plasma	Yes	18–22	2139	3.74	362	4.72

D.A. van den Ende et al., Microelectronics Reliability, Vol. 54, pp. 2860-2870, 2014
<http://dx.doi.org/10.1016/j.microrel.2014.07.125>


Testing bent silicon with ALPIDE

- Bent along short side
 - Affects pixel matrix only
 - Bonding area is glued
 - Flat & secured





Bent ALPIDE in beam test

- Curvature effect not noticeable on:
 - Pixel thresholds, FHR, pixel responsiveness
- Difference between pixel threshold negligible before and after bending
- Below threshold of $100 e^-$ (\sim operating point) inefficiency $< 10^{-4}$




DESY
5.4 GeV e^-




Wafer-scale Chip

- Chip size is traditionally limited by CMOS manufacturing (“reticle size”)
 - ~ few cm²
 - Modules → chips tiled & connected to flexible printed circuit board


Principle of photolithography




200 mm ALPIDE prototype wafer



Stave design




FPC + chips




Wafer-scale Chip

- Chip size is traditionally limited by CMOS manufacturing (“reticle size”)
 - \sim few cm^2
 - Modules \rightarrow chips tiled & connected to flexible printed circuit board
- New option: **stitching**, i.e. aligned exposures of a reticle to produce larger circuits
 - Actively used in industry
 - Requires dedicated chip design
- Switch to **65 nm CMOS process**
 - 200 mm wafer (ALPIDE, 180 nm CMOS)
 \rightarrow 300 mm wafer (65 nm)


Principle of photolithography



200 mm ALPIDE prototype wafer




Wafer-scale sensor



180 nm \rightarrow 65 nm


Large area 65 nm chip development

- **MLR1 (2021):**
 - verification of 65 nm technology. Large number of test structures
- **ER1 (2023): first stitched MAPS**
 - Large design exercise, proof of stitching principles, learning methodology & yield
- **ER2 (submission end of 2024): first ITS3 sensor prototype**
- **ER3 (submission end of 2025): ITS3 sensor production**




Large area 65 nm chip development

- **MLR1 (2021):**
 - verification of 65 nm technology. Large number of test structures
- **ER1 (2023): first stitched MAPS**
 - Large design exercise, proof of stitching principles, learning methodology & yield
- **ER2 (submission end of 2024): first ITS3 sensor prototype**
- **ER3 (submission end of 2025): ITS3 sensor production**



MLR1


APTS Analogue Pixel Test Structure



1.5 mm

Matrix: 6x6
Readout: analogue readout of 4x4
Pitch: 10,15,20,25 μm
Process: all 3 variants

DPTS Digital Pixel Test Structure




1.5 mm

Matrix: 32x32
Readout: async. digital with ToT
Pitch: 15 μm
Process: 1 variant (modified with gap process)

MLR1


APTS Analogue Pixel Test Structure



1.5 mm

Matrix: 6x6
Readout: analogue readout of 4x4
Pitch: 10,15,20,25 μm
Process: all 3 variants

DPTS Digital Pixel Test Structure





1.5 mm

Matrix: 32x32
Readout: async. digital with ToT
Pitch: 15 μm
Process: 1 variant (modified with gap process)



DPTS

- **Radiation hardness:** works within ITS3 NIEL+TID requirement
- **Spatial resolution:** not affected by irradiation
- **Cluster size:** average increases slightly



Temperature dependence


- Climate Chamber
 - Used in Range 15 – 50°C
 - High stability <0.5°C
- Fe55 source
- DPTS **DAQ**, **Proximity** & **Chip Carrier**




Picture: Thor Swift / Berkeley Lab

Threshold & Fake-hit rate

Mean Threshold vs Temperature



Fake Hits vs Temperature for Scan with n = 100000




- Threshold: 0.5 e⁻ decrease per °C
- For higher temperatures effect no longer linear
- Threshold can be adjusted/corrected with configuration parameters





65 nm submissions

- **MLR1 (2021):** ✓
 - verification of 65 nm technology. Large number of test structures
- **ER1 (2023): first stitched MAPS**
 - Large design exercise, proof of stitching principles, learning methodology & yield
- **ER2 (submission end of 2024):** first ITS3 sensor prototype
- **ER3 (submission end of 2025):** ITS3 sensor production






ER1: MOSS

- MOSS: 14 x 259 mm²
- 6.72M Pixel
 - 22.5 x 22.5 μm² and 18 x 18 μm²
- **Primary objectives:**
 - Learn design with **stitching**
 - **Distribute** power & signals on wafer-scale chip
 - Study manufacturing **yield & constraints**
 - Study **power, leakage, noise, spread**




MOSS test beams

- Several campaigns since 2023
- Works out of the box
- Parameters still to be optimized & more data to be analyzed
- Very encouraging first results!





65 nm submissions

- **MLR1 (2021):** ✓
 - verification of 65 nm technology. Large number of test structures
- **ER1 (2023): first stitched MAPS**
 - Large design exercise, proof of stitching principles, learning methodology & yield
- **ER2 (submission end of 2024):** first ITS3 sensor prototype
- **ER3 (submission end of 2025):** ITS3 sensor production



ER2 & ER3: MOSAIX



- Complex circuit designed, led by ITS3 team at CERN
 - Approximately 30 FTE of designers working on the submission




Pixel size: $\sim 20 \times 22 \mu\text{m}^2$
 Frame duration: 2 to 5 μs
 Data link: 10.24 Gbps

ITS3

0.18 m² Si
6 MOSAIX sensors



**All services from
one end (like ITS2)**




65nm MAPS for the EIC


EIC tracking performance requirements

- Based on physics in the [Yellow Report](#)

	Momentum Resolution	Spatial Resolution
Backward (-3.5 to -2.5)	$\sim 0.10\% \times p \oplus 2.0\%$	$\sim 30/pT \mu\text{m} \oplus 40 \mu\text{m}$
Backward (-2.5 to -1.0)	$\sim 0.05\% \times p \oplus 1.0\%$	$\sim 30/pT \mu\text{m} \oplus 20 \mu\text{m}$
Barrel (-1.0 to 1.0)	$\sim 0.05\% \times p \oplus 0.5\%$	$\sim 20/pT \mu\text{m} \oplus 5 \mu\text{m}$
Forward (1.0 to 2.5)	$\sim 0.05\% \times p \oplus 1.0\%$	$\sim 30/pT \mu\text{m} \oplus 20 \mu\text{m}$
Forward (2.5 to 3.5)	$\sim 0.10\% \times p \oplus 2.0\%$	$\sim 30/pT \mu\text{m} \oplus 40 \mu\text{m}$



SVT concept




- **Inner Barrel (IB)**
 - Three layers, L0, L1, L2,
 - Radii of 36, 41, 120 mm
 - Length of 27 cm
 - $X/X_0 \sim 0.05\%$ per layer
 - **MOSAIX** → 16 sensors

- **Outer Barrel (OB)**
 - Two layers, L3, L4
 - Radii of 27 and 42 cm
 - $X/X_0 \sim 0.25\%$ and $\sim 0.55\%$
 - More conventional structure w. staves
 - **EIC-LAS MAPS**

~8 m² Si

- **Electron/Hadron Endcaps (EE, HE)**
 - Two arrays with five disks
 - $X/X_0 \sim 0.25\%$ per disk
 - More conventional structure
 - **EIC-LAS MAPS**

SVT concept



- **Inner Barrel (IB)**
 - Three layers, L0, L1, L2,
 - Radii of 36, 41, 120 mm
 - Length of 27 cm
 - $X/X_0 \sim 0.05\%$ per layer
 - **MOSAIX → 16 sensors**

- **Outer Barrel (OB)**
 - Two layers, L3, L4
 - Radii of 27 and 42 cm
 - $X/X_0 \sim 0.25\%$ and $\sim 0.55\%$
 - More conventional structure w. staves
 - **EIC-LAS MAPS**

~8 m² Si


- **Electron/Hadron Endcaps (EE, HE)**
 - Two arrays with five disks
 - $X/X_0 \sim 0.25\%$ per disk
 - More conventional structure
 - **EIC-LAS MAPS**

EIC-LAS


- The ePIC SVT IB will use 16 MOSAIX thinned, bent, wafer-scale sensors → $\sim 0.3 \text{ m}^2$
- The ePIC SVT OB, EE and HE → $\sim 8 \text{ m}^2$
- This requires a sensor design optimized for **low cost, high acceptance, large area coverage**
- The **EIC-LAS** sensor will be based off ITS3 ER2/ER3 designs with modifications for the SVT
 - Thinned, but *not* wafer-scale
- Modifications of MOSAIX are kept to a minimum → **ONLY** in the LEC
 - Work within the available time and resources
 - Reduce risk of submission failure
- Low-material powering, biasing, and slow-control for the EIC-LAS is essential to SVT design and will be provided with a single **Ancillary ASIC** in 180nm Silicon-on-Insulator process

MOSAIX to EIC-LAS


Inner Barrel



- 12 RSUs
- 8 data links
- 7 slow control links
- Direct powering




Outer Barrel, E/H Endcaps



- 5 or 6 RSUs
 - Single data link
 - Multiplex slow control
 - Serial powering
- } **EIC-LAS**
- } **Ancillary ASIC**

Sensor Power Regions

IB sensor: MOSAIX



LEC: $\sim 0.8 \text{ W/cm}^2$

12 RSUs: up to 40 mW/cm^2

OB/HE/EE sensor: EIC-LAS

AncASIC:
Size & power TBD




5-6 RSUs: same power density as MOSAIX

EIC-LAS LEC \leq MOSAIX LEC

Discs: Sensor Tiling and Grouping


- EIC-LAS with 5 or 6 RSUs
- Discs are currently foreseen to have a **corrugated** core. Tiling can then be done on four surfaces.
- In sideview, with the length axis of the sensor going into or coming out of the screen:




- Overlap along the length axis is possible by alternation,
- Corrugation pitch and height determine EIC-LAS overlap along the short axis; current values of ~34 mm and 6 mm, respectively, are being further optimized.

Discs: Corrugated Carbon Fiber

- **Baseline** disc design using corrugated carbon fiber
 - Provides a channel for forced air convection
- Air cooling sufficient for **RSUs**
- **LEC** trending in the right direction





LEC: 1 W/cm²
 RSUs: 40 mW/cm²




Beam-pipe Bake-out

- Beam-pipe bake-out with SVT installed
- Aiming for no additions to cooling
 - No extra material (e.g. insulators) or changes (i.e. liquid instead of air)
- ANSYS studies at JLab and LBNL
 - Flow N2 in beam-pipe to get inner wall >100°C
 - Room temperature air to cool silicon
 - Studies done with both full length of beam pipe and shortened section near SVT IB
- Bench setup at JLab verifies results
 - Covers 1 m of 3 m Be beam pipe section
- Path forward to cool detector





Back to the LHC & getting even larger

Increasing tracker size



ALICE 2.1
~10 m² Si




ALICE 3
~60 m² Si

ALICE 3 requirements

- High-efficiency for heavy-quark identification
- Vertexing close to beam pipe
- Large acceptance & coverage down to low p_T

Compared to ALICE 2.1



- Tracking precision **x 3**: $10 \mu\text{m}$ at $p_T = 200 \text{ MeV}/c$
- Acceptance **x 4.5**: $|\eta| < 4$
- A-A rate **x 5** (pp x 25)



All-silicon tracker

Baseline

- **11** barrel layers
- **12** discs per side
- Split into *Vertex Tracker* & *Outer Tracker*
- **60 m²** active area



Vertex Detector



Pointing Resolution $\rightarrow 10 \mu\text{m}$ @ $p_T = 200 \text{ MeV}/c$

Conceptual design

- 3 layers within beam-pipe (in secondary vacuum)
- Wafer-scale, bent Monolithic Active Pixel Sensors (MAPS)
- Rotary petals & feed-throughs for power, cooling, readout

R&D

- Mechanics, cooling, radiation tolerance




$\sigma_{\text{pos}} \sim 2.5 \mu\text{m}$
 $\rightarrow 10 \mu\text{m}$ pixel pitch

Sensor \rightarrow Building on knowledge from ALICE ITS2 & ITS3


Retracted
 R = 15 mm

Data taking
 R = 5 mm




ALICE ITS3 R&D

Outer Tracker



- **60 m²** MAPS
- Large coverage: $|\eta| \leq 4$
- Compact: $R_{\text{out}} \approx 80 \text{ cm}$, $|z_{\text{out}}| \approx 4 \text{ m}$
- High-spatial resolution: $\sigma_{\text{pos}} \approx 5 \mu\text{m}$
- Low material budget: $X/X_0 < 10\%$ total
- Low power: $\sim 20 \text{ mW/cm}^2$

Sensor → Building on knowledge from ALICE ITS2 & ITS3



R&D focuses on

- **Module concept:** based on industry-standard processes for assembly & testing
- **Services:** reduce (eliminate) interdependency between modules (ability to replace single modules)

Summary

- MAPS provide low-mass, high-resolution options for many current & upcoming collider trackers
- **ALICE ITS2 & sPHENIX MVTX** currently running and successfully taking data
- **ALICE ITS3** TDR in internal review → data taking expected in 2029
- **ePIC SVT** in final stages of R&D
 - MOSAIX wafer-scale, stitched for IB
 - EIC-LAS for OB, discs
- **ALICE 3** in early stages of R&D
 - Wafer-scale sensor for vertex tracker
 - Reticle size for rest of $\sim 60 \text{ m}^2$ tracker
- **LBNL involvement in all of these projects** (RNC, Mech. Eng, IC design)

Outlook

- MAPS trackers are getting more complex & larger
- Sensor design can only do so much
 - Need dedicated R&D towards power, readout, mechanics, cooling in order to get all of the benefit from these low-material sensors
- New R&D planned for new/novel techniques
 - Kapton-embedded silicon
 - Corrugated carbon fiber
 - Carbon foam
 - CO2 cooling
- A lot that wasn't covered → MAPS w/fast timing for TOF, MAPS for FCC, etc.
- Exciting times ahead!

